

SURFACE PANELING MODULE ARRANGEMENT AND METHOD

5

Background

One embodiment of the invention relates to a surface paneling module, a surface paneling module arrangement, a method for determining the distance from surface paneling modules in the surface paneling module arrangement to at least one reference position, to a processor arrangement, to a textile fabric
10 structure and to a surface paneling structure.

In many areas of building technology and in many exhibition structures, there is a need to lay sensor systems and actuator systems, such display elements, in floors, walls or ceilings in a simple manner. In this case, the floors, walls or ceilings should optionally or in combination be able to perceive contact
15 and/or pressure and shall be able to react with a visual indication or an audible indication to the existence of contact and/or pressure.

The required large-area sensor system or large-area display units are intended to have the capability to be fitted and operated in a simple, low-cost and fault- and error-tolerant manner. In particular, the installation of the sensor
20 system or actuator system should be adaptable to a wide range of sizes and geometric shapes of a floor, a wall or a ceiling.

For integration of a sensor system or actuator system in a floor, a side wall or the ceiling of a room, it is known for the desired sensors and actuators to be laid in the floor, the wall or the ceiling in a customer-specific solution.

25 The specific solutions require a large amount of planning effort, in which case it is in each case necessary to specify precisely, during the planning of the building, the locations at which the respective sensor and actuator systems must be provided.

With such a specific solution, each sensor and each actuator is driven
30 individually and each is provided with electrical power lines and data lines separately. The data lines have been routed individually or via routers, which

have to be installed separately, to a central computation unit. Furthermore,
according to the prior art, complex control software is required to drive the
respective sensors and actuators, and this must be matched to the specific
geometry of the respective specific solution, in order to allow two-dimensional
5 or three-dimensional detection of objects, in particular of people.

Specific solutions such as these are therefore unsuitable for the mass
market, since they are inflexible and expensive.

Furthermore, T.F. Sturm, S. Jung, G. Stromberg, A. Stöhr, A Novel Fault
Tolerant Architecture for Self-Organizing Display and Sensor Arrays,
10 International Symposium Digest of Technical Papers, Volume XXXIII, Nr. II,
Society for Information Display, Boston, Massachusetts, May 22 to 23, 2002,
pages 1316 to 1319, 20021 discloses an error-tolerant and fault-tolerant
architecture of self-organizing display areas and sensor areas in the field of
microelectronics, or in other words in the field of microsystems.

15 US 4,387,127 describes a control panel with buttons and a control board.

Furthermore, WO 99/41814 A1 describes a floor paneling module in
which electrical power cables or data cables are permanently installed and are
coupled to an electrical power cable or data cable for another floor paneling
module. In addition, the floor paneling module may contain computer chips and
20 sensors, for example for detection of temperature or of a weight which is loading
the floor paneling module.

One general problem with the processor arrangement that is known from
T.F. Sturm, S. Jung, G. Stromberg, A. Stöhr, A Novel Fault Tolerant
Architecture for Self-Organizing Display and Sensor Arrays, International
25 Symposium Digest of Technical Papers, Volume XXXIII, Nr. II, Society for
Information Display, Boston, Massachusetts, May 22 to 23, 2002, pages 1316 to
1319, 2002 is that each processor must be equipped with four or six mutually
independent bidirectional communication links to the respective four or six
adjacent processors.

30 Most modern commercially available, low-cost microcontrollers, that is
to say processors which are offered as the central control element in the

processor elements which contain the processors, have standardized communication interfaces, but the number of the standardized communication interfaces which are normally provided by one microcontroller is considerably less than the four or six communication interfaces which are required in the processor arrangement described above.

Thus, in the processor arrangement described in T.F. Sturm, S. Jung, G. Stromberg, A. Stöhr, A Novel Fault Tolerant Architecture for Self-Organizing Display and Sensor Arrays, International Symposium Digest of Technical Papers, Volume XXXIII, Nr. II, Society for Information Display, Boston, Massachusetts, May 22 to 23, 2002, pages 1316 to 1319, 2002, additional communication modules will have to be used in each processor element for the communication interfaces of the processors, in order to provide the additionally required communication interfaces, thus resulting in a considerable increase in the material costs and the integration complexity for production of a processor arrangement.

Furthermore, various bus systems are known, such as a bus system which uses a Serial Parallel Interface (SPI interface) or alternately a bus system based on the Controller Area Network Standard (CAN standard) or a bus system in which an I²C interface is used to interchange electronic data (see C. Fenger, Phillips Semiconductors, Integrated Circuits, Application note, AN168: The I²C Serial Bus: Theory and Practical Consideration Using Philips Low-Voltage PCF84Cxx and PCD33xx μ C Families, December 1988).

Summary

One embodiment of the invention integrates electronics in a floor, in a wall or in a ceiling in a simple and cost-effective manner.

Disclosed is a surface paneling module, a surface paneling module arrangement, and a method for determining the distance from surface paneling modules of the surface paneling module arrangement to at least one reference position.

A surface paneling module has at least one electrical power supply connection, at least one data transmission interface and at least one processor unit, which is coupled to the electrical power supply connection and to the data transmission interface.

5 One embodiment of the invention includes a module with a regular design for paneling of a surface, in one case of a floor, of a wall or of a ceiling, is additionally provided with a processor unit for electronic data processing, which processor unit can be supplied with electrical power via an electrical power supply connection that is likewise provided, and which can be supplied
10 with the data to be processed by means of the data transmission interface.

 In other words, this means that a processor unit is embedded in a regular component for paneling a surface. The individual surface paneling modules thus represent intrinsically independent units which, however, are able on the basis of the additionally provided components to interchange electronic messages via the
15 data transmission interface in two or more surface paneling modules in a surface paneling module arrangement thus allowing, for example, local position-finding of the respective surface paneling module within the surface paneling module arrangement and/or with respect to a predetermined reference position.

 For a surface paneling module, this therefore allows the position of this
20 module to be determined very easily within an area, without any external information.

 This makes it possible in a very simple and cost-effective manner to design each surface paneling module intrinsically in the same way for the mass market without any need to be concerned in the laying of the surface paneling
25 modules, despite the additional electronics integrated in them, about the position at which the respective surface paneling modules must be arranged within the area that is covered by them in order that the respective surface paneling module can be unambiguously addressed within the surface paneling module arrangement.

30 A surface paneling module arrangement has two or more surface paneling modules, in one case a large number of surface paneling modules,

which are coupled to one another by means of the respective electrical power supply connection and the respective data transmission interface.

In order to determine the distance from surfaces of a respective surface paneling module in the surface paneling module arrangement to at least one reference position with electronic messages being interchanged between processor units of mutually adjacent surface paneling modules, a first message is produced by a processor unit of a first surface paneling module, with the first message containing first distance information, which contains the distance of the first surface paneling module or the distance of a second surface paneling module, which receives the first message, from the reference position. The first message is sent from the processor unit of the first surface paneling module to the processor unit of the second surface paneling module, and the distance of the second surface paneling module from the reference position is determined or stored as a function of the distance information. The processor unit of the second paneling module furthermore produces a second message, which contains second distance information, which contains the distance of the second surface paneling module or the distance of a third surface paneling module, which receives the second message, from the reference position. The second message is sent from the processor unit of the second surface paneling module to the processor unit of the third surface paneling module. The distance of the third surface paneling module from the reference position is determined or stored as a function of the second distance information. The method steps described above are carried out for all the surface paneling modules which are contained in the surface paneling module arrangement and are coupled to one another via the data transmission interface.

Thus, once this method has been carried out, the respective position of each surface paneling module within the surface paneling module arrangement, and its distance from at least one reference position, will have been determined just by using local information.

This aspect of the invention is obviously seen in that an architecture which has been developed for microsystems and in this context for microdata

display devices and sensors, and algorithms which have been developed for this purpose, have been transferred to the macrosystems for building technology and exhibition technology, with the required processor units being embedded in the surface paneling modules, which represent regular components.

5 This opens up a range of new application options, which will be explained in more detail over the following text.

Fundamentally, there are no restrictions on the reference position, and the reference position is in one case a position at which a portal processor (which will be described in the following text) is located, which drives the processor
10 units in the surface paneling module arrangement and stimulates the communication from outside the surface paneling module arrangement. The reference position may also be a position within the surface paneling module arrangement, with in this case one surface paneling module in one case being arranged at the reference position, and being associated with it. In this case, the
15 reference position is located at the edge, that is to say in the uppermost or lowermost row or in the left-hand or right-hand column, in the situation where the processor units in the surface paneling module arrangement are arranged in rows and columns in the form of a matrix. Information is in one case transmitted in or from the surface paneling module arrangement by means of the portal
20 processor exclusively via at least some of the surface paneling modules which are located at the edge of the surface paneling module arrangement.

This procedure means that, starting from an “input processor unit” of an “input surface paneling module” at the reference position, normally at the edge of the surface paneling module arrangement, that is to say on an outer module
25 with respect to the surface paneling module arrangement, a first distance is allocated, for example the distance value “1”, which indicates that the input surface paneling module is at a distance “1” from the portal processor. For the situation where the distance of the surface paneling module with the processor unit that is sending the message from the reference position is inserted in the
30 respective message, and is transmitted to the processor unit that is intended to receive the message, the first processor unit transmits the distance value “1” to

the second processor unit in the first message, and the second processor unit increments the received distance value by a value "1". The increment value "2" is now stored as the updated second distance value in the second processor unit. The second distance value is incremented by a value "1" and a third distance
5 value is produced, which is transmitted to the third processor unit and is stored there. The corresponding procedure is carried out for processor units for all of the surface paneling modules in a corresponding manner, and the respective distance value that is associated with a processor is updated after reception of a message with distance information whenever the received distance value is less
10 than the stored distance value.

A surface paneling module arrangement has a large number of surface paneling modules. Each surface paneling module is coupled via a bidirectional communication interface, the data transmission interface, to at least one surface paneling module that is adjacent to it. In order to determine the respective
15 distance of a surface paneling module in the surface paneling module arrangement from a reference position, messages are interchanged between the processor units for the respective surface paneling modules, in one case between processor units of mutually adjacent surface paneling modules, with each message containing distance information which indicates the distance of a
20 surface paneling module with a processor unit that is sending the message or a processor unit that is receiving the message from the reference position (also referred to as the distance value), and with each processor unit being designed such that the distance of its own surface paneling module from the reference position can be determined or can be stored from the distance information in a
25 received message.

Owing to the use of only local information and the interchange of electronic messages in particular between processors of directly mutually adjacent surface paneling modules, the procedure is very robust with respect to disturbances and failures occurring in individual surface paneling modules or
30 individual connections between two surface paneling modules.

One refinement of the invention provides for the electrical power supply connection and the data transmission interface to be integrated in a plug connector.

5 The data processing can be carried out electronically via electronic lines that are contained in the surface paneling module, or optically by means of optical lines integrated in these electronic lines, with at least one electrical power line being provided according to one refinement of the invention, which electrical power line couples the processor unit to the electrical power supply connection, and with at least one data line being provided which, as described
10 above, may also be in the form of an optical data line, with the processor unit being coupled to the data transmission interface by means of the data line.

The surface paneling module may be a wall paneling module, a floor paneling module or a ceiling paneling module.

15 In this context, it should be noted that the invention is not restricted to use in enclosed rooms, but that the surface paneling modules can also just cover a floor that is not bounded by side walls in an exhibition configuration.

According to one refinement of the invention, the surface paneling module is designed as a tile, as a wall tile, as a parquet flooring element or as a laminate element, with which in each case a surface is covered.

20 In addition, at least one sensor may be integrated in the surface paneling module. The sensor may be a sound sensor, a pressure sensor (for example piezo-crystal sensor) a gas sensor, a vibration sensor, a deformation sensor or a tensile-stress sensor.

25 According to another refinement of the invention, the surface paneling module has at least one actuator integrated in it. The actuator is, for example, an imaging unit or a sound-producing unit, in one case a liquid-crystal display unit or a polymer electronics display unit, in general any type of display unit, or a loudspeaker which produces a sound wave, or in general any element which produces an electromagnetic wave. A further possible actuator that may be
30 provided is an element which produces vibration. The wall tiles are, in one case, ceramic wall tiles or solid carpet tiles, for example cork flooring elements, or

alternatively brick-like components, which are used analogously to Lego blocks for paneling a surface.

5 The surface paneling module may have a hexagonal shape, in which case each surface paneling module in each case has up to six adjacent surface paneling modules, each of which are coupled to one another via a bidirectional communication interface, in the data transmission interface. When using hexagonal surface paneling modules, this results in a very high packing density within the surface paneling module arrangement.

10 Alternatively, the surface paneling module may in each case have a rectangular shape, in which case each surface paneling module in each case has up to four adjacent surface paneling modules, which are each coupled to one another via a bidirection communication interface, the data transmission interface.

15 According to another refinement of the invention, before the determination of the distance of the surface paneling modules from the reference position, the physical positions of the surface paneling modules within the surface paneling module arrangement are determined in that, on the basis of a processor unit of a surface paneling module at an introduction point of the surface paneling module arrangement, position determination messages which
20 have at least one row parameter z and one column parameter s (which contains the row number or column number, respectively, of the surface paneling module with the processor unit sending the message or the row number or the column number, respectively, of the processor unit receiving the message within the surface paneling module arrangement) are in each case transmitted to processor
25 units of adjacent surface paneling modules, and the processor unit of the respective surface paneling module carries out the following steps:

- if the row parameter in the received message is greater than the previously stored row number of the surface paneling module, then the surface paneling module's own row number is allocated the row parameter value z of the
30 received message,

- if the column parameter in the received message is greater than the surface paneling module's own column number, then the stored column number is allocated the row parameter value of the received message,
 - if its own row number and/or its own column number have/has
- 5 been changed on the basis of the method steps described above, then new position measurement messages are produced with new row parameters and new column parameters, which each contain the row number and the column number of the surface paneling module with the processor unit sending the message or the row number and the column number of the processor unit receiving the
- 10 message, and these are transmitted to a respective adjacent surface paneling module via the bidirectional communication interfaces.

This development further extends the concept according to one aspect of the invention of interchanging messages locally between mutually adjacent surface paneling modules, since the physical positions of the individual surface

15 paneling modules within the surface paneling module arrangement according to this concept are simply based on the local position information which is obtained just from position information received from the directly adjacent surface paneling module. This allows a procedure which is highly robust with respect to errors or faults for the purposes of self-organization of the surface paneling

20 module arrangement.

According to another development of the invention, in an iterative method, the surface paneling module's own distance value is changed if the previously stored distance value is greater than the received distance value (increased by a predetermined value) in the respectively received message, and

25 in the situation where a processor unit changes its own distance value, this produces a distance measurement message and sends this via all communication interfaces to processor units of adjacent surface paneling modules, with the distance measurement message in each case containing its own distance as distance information or the distance value which the receiving surface paneling

30 module has from the portal processor.

The distance value can be changed from its own distance value by a value that has been increased by a predetermined value, in one case by the value "1".

The invention is suitable, for example in the following application areas:

- 5 • building automation, in one case in order to improve the building convenience,
- alarm systems with the position, and optionally, the weight of an entry person or object being determined,
- automatic visitor guidance in exhibition sites or in a museum,
- 10 • for a control system for an emergency situation, for example in an aircraft or in a train, in order to indicate an emergency escape route to passengers.

The invention can be regarded as being that desired electronic data processing and optionally desired sensor systems or display elements as well as
15 communication network components are integrated in wall, floor or ceiling paneling systems, in a manner known per se. The paneling systems are in this context regular elements which are suitable for covering a surface in predetermined directions, in one case in an orthogonal or hexagonal arrangement.

20 Although the following exemplary embodiments describe a tiled arrangement, the invention is not restricted to tiles or wall tiles, but can also be used for any regular element that is suitable for surface covering or surface paneling.

One embodiment of the invention provides a processor arrangement, in
25 which the processors that are used need not be equipped with additional communication interfaces in the processor elements.

A processor arrangement has at least one interface processor, which provides a message interface for the processor arrangement. Furthermore, a large number of processors are provided, with, at least in some cases, only those
30 processors which are arranged physically directly adjacent to one another being coupled to one another in order to interchange electronic messages. Furthermore,

a large number of sensors and/or actuators are provided in the processor arrangement, in which case each processor of the large number of processors is allocated a sensor and/or an actuator and is coupled to the respective processor in which sensor data and/or actuator data can be transmitted in the electronic
5 messages from and/or to the interface processor. The processors which are arranged physically directly adjacent to one another at least in some cases are coupled to one another in accordance with a regular coupling topology whose degree is greater than unity.

A textile fabric structure has a processor arrangement as described above,
10 with the processors being arranged in the textile fabric structure. Furthermore, electrically conductive threads, which couple the processors to one another, are provided in the textile fabric structure. Furthermore the textile fabric structure contains conductive data transmission threads, which couple the processors to one another. In addition, electrically non-conductive threads are provided in the
15 textile fabric structure.

Furthermore, the electrically conductive threads and the conductive data transmission threads at the edge of the textile fabric structure are respectively provided with electrical interfaces and data transmission interfaces.

By virtue of its design, the textile fabric structure, unlike the prior art,
20 can be produced with a large area and can easily be cut to any desired shape. It can thus easily be matched to any desired surface on which it is intended to be laid. There is no need to subsequently couple the individual processor elements (for example sensors or actuators (such as light-emitting guides) or processors) which are provided in the textile fabric structure to one another, since the
25 processor elements are already coupled to one another within the textile fabric structure.

In other words, this means that two or more processor elements are embedded in a textile fabric structure for paneling a surface. The individual processor elements within the textile fabric structure are in one case able by
30 virtue of the components that are additionally provided to interchange electronic messages with other processor elements in the textile fabric structure via the data

transmission threads and thus, for example, to allow the local position of the respective processor element to be found within the textile fabric structure, in one case, using the method described in T.F. Sturm, S. Jung, G. Stromberg, A. Stöhr, A Novel Fault Tolerant Architecture for Self-Organizing Display and
5 Sensor Arrays, International Symposium Digest of Technical Papers, Volume XXXIII, Nr. II, Society for Information Display, Boston, Massachusetts, May 22 to 23, 2002, pages 1316 to 1319, 2002, or with respect to a predetermined reference position, that is to say to carry out a self-organization process.

A processor element can thus very easily determine its position within a
10 surface without any additional external information, even when a textile fabric structure is cut to a predetermined shape, during the process of which processor elements or coupling lines between the individual microelectronic components may be destroyed or removed by the cutting process.

For self-organization of the processor elements for the mass market, this
15 therefore allows a textile fabric structure to be configured in a very simple and cost-effective manner for the textile fabric structure to be cut to a predetermined, desired shape for laying of the textile fabric structure and, despite the additional electronics integrated in the textile fabric structure, not to have to be concerned about the positions at which the processor elements are arranged within the
20 surface that is covered by them in order that each processor element within the textile fabric structure can be addressed uniquely.

A textile fabric structure as described above and on which surface paneling is fixed is provided for a surface paneling structure.

One aspect of the invention can be regarded as being that the regular
25 coupling topology with a degree greater than unity within the processor arrangement allows the integration complexity and hardware complexity for the processor elements with the processors in the processor arrangement to be reduced such that the number of communication interfaces required is now reduced in comparison to the previous, for example, four or six bidirectional
30 communication interfaces (see Figure 2), so that there is no longer any need to provide additional communication interfaces in a processor element, in addition

to the communication interfaces which are already provided by the processor itself.

In particular, only two communication interfaces are now required, instead of the originally required four or six communication interfaces. Many
5 modern commercially available microcontrollers, that is to say processors, have two communication interfaces.

By way of example, a number of microcontrollers from the InfineonTM Company, for example the XC161 or XC164 microcontrollers, have two standardized communication interfaces. The processor elements can thus be
10 produced considerably more cost-effectively and with fewer components without any need to dispense with standardized communication, that is to say without dispensing with the use of a standardized communication protocol.

According to one embodiment of the invention, there is no longer any need to use a point-to-point communication link, such as that according to the
15 prior art, for coupling two processors which are physically arranged directly adjacent to one another, as was corresponded to a coupling topology of a degree equal to unity, but a regular coupling topology with a degree greater than unity is used, in one case, a regular bus coupling topology or a regular ring coupling topology.

20 In general, according to embodiments of the invention, any regular higher-order (greater than unity) coupling topology can be used for coupling the processors which are arranged directly adjacent to one another within the processor arrangement.

This obviously means that the reduction in the number of communication
25 interfaces that is required is achieved by changing from a point-to-point communication link to a regular higher-degree (higher-order) topology, in each case with a maximum of four subscribers. In this case, the requirement for local communication between processors which are arranged physically directly adjacent to one another is still satisfied, and that the grid structure of the
30 communication link lines which were provided for the original arrangement can be transferred without any change, so that the fundamental arrangement can be

used as described in T.F. Sturm, S. Jung, G. Stromberg, A. Stöhr, A Novel Fault Tolerant Architecture for Self-Organizing Display and Sensor Arrays, International Symposium Digest of Technical Papers, Volume XXXIII, Nr. II, Society for Information Display, Boston, Massachusetts, May 22 to 23, 2002, pages 1316 to 1319, 2002.

According to one refinement of the invention, one particularly simple, and thus cost-effective regular coupling topology of degree greater than unity which is robust with regard to errors and faults, is a regular bus coupling topology on the basis of which the processors which are physically arranged directly adjacent to one another are coupled to one another.

According to one alternative refinement of the invention, a simple and thus cost-effective regular coupling topology of degree greater than unity for coupling of the processor which are physically arranged directly adjacent to one another is a regular ring coupling topology.

One development of the invention provides for the regular bus coupling topology to be designed on the basis of one of the following communication interface standards:

- Serial Parallel Interface (SPI),
- Controller Area Network interface (CAN interface), or
- an I²C interface as described in C. Fenger, Phillips

Semiconductors, Integrated Circuits, Application note, AN168: The I²C Serial Bus: Theory and Practical Consideration Using Philips Low-Voltage PCF84Cxx and PCD33xx μ C Families, December 1988.

In other words, according to one refinement of the invention, an SPI bus, a CAN bus or an I²C bus is provided in order to produce the regular coupling topology of degree greater than unity.

The processors may be arranged in rows and columns in the form of a matrix, or alternatively in the form of a hexagonal structure.

According to one refinement of the textile fabric structure, the electrically conductive threads are designed such that they can be used to supply power to the two or more processors and/or actuators.

According to another refinement of the invention, the conductive data transmission threads are electrically conductive.

Alternatively, the conductive data transmission threads may be optically conductive.

5 In one embodiment each processor element from the two or more processor elements is coupled to all of the adjacent processor elements by means of the conductive threads and the conductive data transmission threads, that is to say in a regular rectangular grid to in each case four adjacent processor elements.

At least one sensor is in one case coupled to the two or more processors.

10 A sensor such as this may be a pressure sensor, a heat sensor, a smoke sensor, an optical sensor or a noise sensor.

 In one development, the textile fabric structure has at least one imaging element and/or a sound wave producing element and/or a vibration producing element, which is coupled to at least some of the two or more processor
15 elements.

 This means that the textile fabric structure has at least one actuator integrated in it. The actuator is, for example an imaging unit or a sound-producing unit, in one case, a liquid crystal display unit or a polymer electronic display unit, in general any type of display unit, or a loudspeaker which produces
20 a sound wave, in general any element which produces an electromagnetic wave. One further possible actuator that is provided is a vibration-producing element.

 According to another refinement, the two or more processors and/or sensors and/or actuators in the textile fabric structure are designed such that messages are interchanged between the first processor element and a second,
25 adjacent processor element in the textile fabric structure in order to determine the respective distance of a first processor element from a reference position. Each message contains distance information which indicates the distance of a processor element that is sending the message or of a processor element that is receiving the message from the reference position. Furthermore, the two or more
30 processor elements are designed such that their own distance to the reference

position can be determined or can be stored from the distance information in a received message.

The surface paneling structure is in one case in the form of a wall paneling structure, floor paneling structure or ceiling paneling structure.

5 The surface paneling structure may have a textile through which electrically conductive wires pass uniformly, at least over subareas of the textile fabric structure.

 The textile through which electrically conductive wires pass may be used in order to avoid “electrosmog” in the vicinity of people. This allows the
10 “electrosmog” to be shielded. In this case, however, care should be taken to ensure that, if appropriate, specific areas, for example areas above capacitive sensors, are not covered by the shield.

 The invention is suitable, for example, in the following application areas:

- building automation, in particular in order to improve the building
15 convenience,
- alarm systems with the position, and optionally, the weight of an entry person or object being determined,
- automatic visitor guidance in exhibition sites or in a museum,
- for a control system for an emergency situation, for example in an
20 aircraft or in a train, in order to indicate an emergency escape route to passengers,
- in textile concrete structures in which textile fabric structures can be used to detect possible damage,
- gathering information for statistical analysis, as to which areas in
25 a company are visited by customers, and for how long.

 In addition to a basic fabric which is in one case composed of plastic fibers (electrically non-conductive threads), a textile fabric structure according to one embodiment of the invention contains conductive threads, in one case conductive warp and weft threads, which are composed of metal wires, for
30 example copper, polymer filaments, carbon filaments or other electrically conductive wires. If metal wires are used, in one case a coating composed of

more noble metals, such as gold or silver, is used as corrosion protection against moisture or corrosive media. Another possibility is to isolate metal threads by the application of an insulating varnish, for example polyester, polyamidimide, or polyurethane.

5 In addition to electrically conductive fibers, optical waveguides composed of plastic or glass may be used as data transmission threads.

 The basic fabric of the textile fabric structure is in one case produced with a thickness which is matched to the thickness of the processor element to be integrated in it, which are also referred to in the following text as microprocessor
10 modules, for example sensors, light-emitting diodes and/or microprocessors. A sensor may, for example, be a pressure sensor, a heat sensor, a smoke sensor, an optical sensor or a noise sensor. The separation between the optically and/or electrically conductive fibers is in one case chosen such that this matches the connection grid of the processor elements to be integrated.

15 Even when carpet arrangements are described in the following exemplary embodiments, the invention is not restricted to a carpet, but can be used for any element that is suitable for surface covering or surface cladding, in general for any processor arrangement in which a processor is associated with a sensor and/or an actuator.

20 The textile fabric structure according to the invention with integrated microelectronics, processor units and/or sensors and/or actuators, for example small indicator lamps, is intrinsically fully operational and can be fixed under different types of surface panelings. Items such as these may include, for example, non-conductive textiles, floor coverings such as carpets, parquet
25 flooring, plastic, drapes, roller blinds, wallpaper, insulating mats, tent roofs, plaster layers, paintwork and textile concrete. These items are, in one case, fixed by means of adhesion, lamination or vulcanization.

Brief Description of the Drawings

30 The accompanying drawings are included to provide a further understanding of the present invention and are incorporated in and constitute a

part of this specification. The drawings illustrate the embodiments of the present invention and together with the description serve to explain the principles of the invention. Other embodiments of the present invention and many of the intended advantages of the present invention will be readily appreciated as they become better understood by reference to the following detailed description. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.

Figure 1 illustrates a plan view of a tile arrangement according to a first exemplary embodiment of the invention.

Figures 2a to 2c illustrate plan views of tiles according to embodiments of the invention, a rectangular tile (Figure 2a), a triangular tile (Figure 2b) or a hexagonal tile (Figure 2c);

Figure 3 illustrates a plan view of a tile in the tile arrangement illustrated in Figure 1.

Figure 4 illustrates a schematic plan view of a tile arrangement according to the first exemplary embodiment of the invention, with a central control computer.

Figure 5 illustrates a plan view of a tile arrangement according to a second exemplary embodiment of the invention.

Figure 6 illustrates a plan view of a hexagonal tile.

Figures 7a and 7b illustrate a directional graph (Figure 7a) and a non-directional graph (Figure 7b).

Figure 8 illustrates a directional tree.

Figures 9a and 9b illustrate a sketch of a processor arrangement, in the form of a non-directional graph (Figure 9a) and a directional graph (Figure 9b);

Figure 10 illustrate a sketch of different routing paths as a directional tree with an input node as the root.

Figure 11 illustrates a stretch of an optimized routing tree.

Figures 12a to 12j illustrate a sketch of the routing tree from Figure 11 at different drive points in time.

Figures 13a to 13f illustrate a sketch of the routing tree from Figure 11 at different drive points in time.

Figure 14 illustrates a plan view of two horizontal tiles, illustrating the bidirectional message interchange between the two tiles.

5 Figure 15 illustrates a sketch of an incoherent tile.

Figure 16 illustrates a sketch of a coherent tile while measurement coherence messages are being sent.

Figure 17 illustrates a sketch of a tile which is used as the basis to explain the sending of measurement position messages.

10 Figure 18 illustrates a sketch of a tile arrangement whilst the positions of the individual tiles within the tile arrangement have been found.

Figure 19 illustrates a sketch of a tile, which will be used as the basis for explaining the sending of a measurement distance message.

15 Figure 20 illustrates the tile arrangement once the distance determination process has been carried out, with the tile arrangement having a large number of input processor units at the lower edge of the tile arrangement.

Figure 21 illustrates a tile arrangement after the distance determination process has been carried out, with every third tile in the lowermost row of the tile arrangement each being associated with a reference position.

20 Figure 22 illustrates a sketch of a tile which will be used as the basis to explain the reception and the transmission of measurement organize messages.

Figure 23 illustrates a sketch of a tile which will be used as the basis for illustrating the organization sequence for sending a measurement channel message in an even-numbered column within the tile arrangement.

25 Figure 24 illustrates a sketch of a tile which will be used as the basis to illustrate the organization sequence for transmission of a measurement channel message in an odd-numbered column within the tile arrangement.

30 Figure 25 illustrates a sketch of a number of tiles, which will be used as the basis to explain the organization and the message interchange via channels which couple the communication interfaces of the tiles to one another.

Figure 26 illustrates a tile arrangement once a regular backward organization process has been carried out, for the situation where information can be supplied or sent from or to a portal processor for all of the tiles in the lowermost row of the tile arrangement.

5 Figure 27 illustrates a tile arrangement after a regular backward organization process has been carried out, for the situation where information can be supplied or sent from or to a portal processor for every third tile in the lowermost row of the tile arrangement.

10 Figure 28 illustrates a sketch of a processor unit, which will be used as the basis to explain the reception and transmission of measurement count nodes messages.

Figure 29 illustrates a sketch of a tile, which will be used as the basis to explain the reception and transmission of measurement node size messages.

15 Figure 30 illustrates the tile arrangement once the process of determining the throughput of the tiles has been carried out, for the situation where information can be supplied or sent from or to a portal processor for all of the tiles in the lowermost row of the tile arrangement.

20 Figure 31 illustrates the tile arrangement after the process of determining the throughput of the tiles has been carried out, for the situation where information can be supplied or sent from or to a portal processor for every third tile in the lowermost row of the tile arrangement.

Figure 32 illustrates a sketch of a tile, which will be used as the basis to explain the transmission of measurement color distance messages;

25 Figure 33 illustrates a sketch of a tile, which will be used as the basis to explain the reception and the transmission of measurement block token messages.

Figure 34 illustrates a sketch of a tile, which will be used as the basis to illustrate the reception of a measurement token message by an “uncolored” tile.

30 Figure 35 illustrates the tile arrangement once the process of determining meandering channels and the tile arrangement has been carried out and tokens have been allocated, for the situation where information can be supplied or sent

from or to a portal processor for all the tiles in the lowermost row of the tile arrangement.

Figure 36 illustrates a sketch of a tile, which will be used as the basis to explain the reception and the transmission of measurement delete channel
5 messages.

Figure 37 illustrates a sketch of a tile, which will be used as the basis to explain the reception and the transmission of measurement column organize messages.

Figure 38 illustrates the tile arrangement once a reorganization process
10 has been carried out, for the situation where information can be supplied or sent from or to a portal processor for every third tile in the lowermost row of the tile arrangement.

Figure 39 illustrates the tile arrangement once a reorganization process has been carried out, for the situation where information can be supplied or sent
15 from or to a portal processor for all of the tiles in the lowermost row of the tile arrangement.

Figure 40 illustrates a sketch of a processor unit, which will be used as the basis to explain the initialization of the input tile color by means of a measurement color distance message.

Figure 41 illustrates the tile arrangement after a reorganization process
20 has been carried out, for a weight of $g = 0$, for the situation where information can be supplied or sent from or to a portal processor for all of the tiles in the lowermost row of the tile arrangement.

Figure 42 illustrates the tile arrangement once a reorganization process
25 has been carried out, for a weight of $g = \infty$, for the situation where information can be supplied or sent from or to a portal processor for all of the tiles of the lowermost row of the tile arrangement.

Figure 43 illustrates a sketch of a tile, which will be used as the basis to explain the reception and the transmission of measurement numbering messages.

Figure 44 illustrates a sketch of the tile arrangement once a renumbering
30 process has been carried out, for the situation where information can be supplied

or sent from or to a portal processor for all of the tiles in the lowermost row of the tile arrangement.

Figure 45 illustrates the tile arrangement once a numbering process has been carried out, for the situation where information can be supplied or sent
5 from or to a portal processor for every third tile in the lowermost row of the tile arrangement.

Figure 46 illustrates a routing table based on one exemplary embodiment of the invention.

Figure 47 illustrates a sketch of a tile arrangement, which will be used as
10 the basis to explain the routing and the display of data.

Figure 48 illustrates a sketch of a tile, which will be used as the basis to explain the reception and transmission of measurement retry messages.

Figure 49 illustrates an overview of the messages that are used.

Figure 50 illustrates a schematic circuit diagram of a tile based on one
15 exemplary embodiment of the invention.

Figure 51 illustrates a plan view of a plug connector for a tile based on one exemplary embodiment of the invention.

Figures 52a and 52b illustrate a cross-section view of a plug connector for a tile and of a tile connecting piece, based on one exemplary embodiment of
20 the invention.

Figure 53 illustrates a processor arrangement based on another aspect of the invention.

Figure 54 illustrates an enlarged detail A of the processor arrangement illustrated in Figure 53.

Figure 55 illustrates a processor arrangement based on another aspect of
25 the invention.

Figure 56 illustrates a sketch of a processor element, as is provided in the exemplary embodiments according to the invention.

Figure 57 illustrates a processor arrangement based on another aspect of
30 the invention.

Figure 58 illustrates a processor arrangement based on a fourth exemplary embodiment of the invention.

Detailed Description

5 In the following Detailed Description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as “top,” “bottom,” “front,” “back,” “leading,” “trailing,” etc., is used with reference to the
10 orientation of the Figure(s) being described. Because components of embodiments of the present invention can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from
15 the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.

Figure 1 illustrates a tile arrangement 100 having a large number of rectangular tiles, which are arranged in rows and columns in the form of a matrix
20 and which are coupled to one another (as will be explained in more detail in the following text) via data transmission interfaces, with one tile 101 in each case being coupled to a tile 101 which is arranged directly adjacent to it.

 Each of the tiles 101 is physically identical, as is illustrated in the enlarged illustration in **Figure 3**.

25 **Figure 3** illustrates the tile 101 with a large number of display elements 301, 302, in this exemplary embodiment nine such elements, of which eight display elements 301 are arranged in the form of an arrow and one, the display element 302 arranged in the center of the tile 101, is in the form of a cross. The display elements 301, 302 are used to indicate a route which a user who is
30 passing over the tile arrangement 100 should follow to reach a desired, predetermined destination. The direction arrow display elements 301 have one or

more corresponding background lighting systems, which each individually drive one or more of the arrow-shaped display elements 301, thus in each case illuminating one or more of the display elements 301.

5 In addition to the display units, generally an imaging unit, the tile 101 according to this exemplary embodiment also has a sensor element 5001, as illustrated in the circuit diagram in **Figure 50**, which, according to this exemplary embodiment, is in the form of a pressure sensor.

Each tile 101 also has a processor 5002, on the basis of this exemplary embodiment, a microprocessor, as well as in each case one plug connector 5003, 10 5004, 5005, 5006 on each side of the rectangular tile 101, assuming that the tile 101 has a rectangular shape.

The plug connectors 5003, 5004, 5005, 5006 have a respective ground connection 5007, 5008, 5009, 5010, as well as a data transmission connection 5011, 5012, 5013, 5014 as a data transmission interface, with the interface being 15 in the form of a bidirectional communication interface, as well as an electrical power supply connection 5015, 5016, 5017, 5018, to which the supply voltage V_{DD} is applied.

The electrical power supply connection 5015, 5016, 5017, 5018 is coupled to the processor 5002 in the same way as each data transmission 20 connection 5011, 5012, 5013, 5014 and each ground connection 5007, 5008, 5009, 5010.

According to this exemplary embodiment of the invention, the individual components of the tile 101 are coupled via electrical lines 5019, 5020, 5021, 5022. Furthermore, the microprocessor 5002 is coupled to the display elements 25 301, 302 via a first control line 5023, via which the respective display element 301, 302 is supplied with control signals, and is coupled to the sensor element 5001 via a second control line 5024, by means of which data detected by the sensor element 5001 is passed from the sensor element 5001 to the processor 5002.

Each plug connector 5003, 5004, 5005, 5006 is in each case arranged on the lower face of the tile 101, and is also referred to in the following text as a docking bay.

Each plug connector 5003, 5004, 5005, 5006 on the tile 101 can be
5 electrically and mechanically connected to its respective mating piece on the tile 101 physically arranged immediately adjacent to it via a tile connecting piece 5210 whose cross section is illustrated in **Figure 52b**.

According to this exemplary embodiment, the arrangement of the plug connectors is rotationally symmetrical for multiples of 90°.

10 The arrangement described above can be applied or transferred directly to any desired shape of a tile or wall tile 101, although the arrangement of the plug connectors on the respective faces of the tiles 101 and the corresponding wiring must be matched to the respective shape; for example, in the case of a hexagonal tile 101, a plug connector is arranged on each of the respective faces,
15 that is to say there are a total of six plug connectors. In the case of a tile having a triangular shape, three plug connectors are arranged in a corresponding manner on the respective faces of the tile 101.

Figure 51 illustrates an enlarged illustration of the plug connector 5003 with the ground connection 5007, the data transmission connection 5011 and the
20 electrical power supply connection 5015.

Two directly opposite docking bays are each connected to one another by means of the tile connecting piece 5210, whose cross-section view is illustrated in **Figure 52B**. During the course of laying tiles or wall tiles, that is to say during the installation process, the tile connecting piece 5210 is fitted first of all,
25 for example by introducing it into the plaster or a tile grid, and the respective docking bay of the tile 101 is then plugged onto the tile connecting piece 5210.

This situation is illustrated in **Figure 52A** and **Figure 52B**, which illustrates a cross-section view of the plug connector 5003 with the respective plug connections 5007, 5011, 5015 and the corresponding connections of the tile
30 connecting piece 5210, a corresponding ground connection 5211, a

corresponding data transmission interface 5212, and a corresponding electrical power supply connection 5213.

5 The plug connector 5003 has a cavity 5201 in which the connections 5007, 5011, 5015 are arranged and formed. Cutouts 5203 in the form of lugs are provided on the side walls 5202 of the cavity 5201, in which elements 5214, 5215 in the form of lugs on the tile connecting piece 5210 engage as a click-action fastener, thus mechanically coupling the plug connector 5003 to the tile connecting piece 5210.

10 Instead of the connections 5007, 5011, 5015 which are permanently fitted in the tile connecting piece 5210, it is also possible to alternatively provide flexible cables, which are coupled to corresponding mating pieces of the tile connecting piece 5210.

15 The lighting elements which are illustrated in the tiles 101 in **Figure 3** may be in the form of a light-emitting diode or even a screen of any desired complexity, and may be used to define fixed predetermined routes or dynamic routes. In an exhibition or while passing around a museum, for example it is possible to indicate the route to a subsequent attraction, in which case the entire system can use the respective sensor element 501 to determine the position of the respective visitor, and can thus give him individual direction instructions.

20 In one refinement of the invention, a tile may also have a radio transmitting/receiving system, via which a user (for example using a radio transmitter) transmits his identity, which is received by the radio receiver in the tile 101, thus allowing user-specific guidance through a museum or through an exhibition as a function of the respective user identity.

25 The sensor may be in the form of a pressure sensor with weight determination, in the form of an inductive sensor, in the form of a capacitive sensor (Edison sensor), in the form of an optical sensor or in the form of a moisture sensor.

30 The individual tiles 101 according to one embodiment of the invention may be designed in any desired way, for example being rectangular as illustrated

in **Figure 2a**, triangular as illustrated in **Figure 2b**, or hexagonal as illustrated in **Figure 2c**.

Figure 4 illustrates a schematic view of the tile arrangement 100 with a large number of tiles 101 and a tile data portal 401 which is arranged on one side
5 of the tile arrangement 100, with at least one portal processor for introducing information to the processors for the respective tiles 101 in the tile arrangement 100.

The portal processor is coupled to at least one tile 101 and uses the respective data transmission interface to supply the desired data to this tile 101
10 or for this tile 101 to check the desired data.

According to this exemplary embodiment, the respective portal processor for the tile data portal 401 has no information whatsoever about the size and configuration of the tile arrangement 100.

15 In addition, the individual processor units for the tiles 101 have no information whatsoever about the respective orientation of the tiles at the start of the method, that is to say the alignment, or their physical position within the tile arrangement 100.

In an initialization phase, which will be explained in detail in the
20 following text (before the initial use of the tile arrangement 100 or after information that is stored in the tile arrangement 100 has been reset), the portal processor for the tile portal 401 initiates a self-organization process for the processor arrangement, as will be explained in more detail in the following text.

In the course of the self-organization process for the tile arrangement
25 100, the tiles 101 in the tile arrangement 100 learn their position and alignment as well as information paths for image construction, that is to say for supplying information to be displayed to the respective display units which are intended to actually display the respective information.

This learning process is carried out using messages which are
30 interchanged between processor units of respectively mutually adjacent tiles 101 in the tile arrangement 100. Some of the knowledge that is learned is passed on

again to the exterior, that is to say to the tile portal 401, to be precise to the extent as is subsequently required by the tile portal 401 in order to supply the image information on the correct routes and in the correct sequence to the tile arrangement 100 in order to display the respective information to be displayed.

5 The nature of the information to be displayed must be taken into account in the procedure for information distribution within the tile arrangement 100.

 In the course of the information distribution process, each processor for a tile 101 is addressed individually by the portal processor for that tile portal 401. This leads to the information being routed as required for information display
10 purposes to the appropriate tiles 101 and thus to the appropriate processor units within the tile arrangement 100. According to one embodiment of the invention, the following special features of the routing problem are taken into account for routing of information:

- routing paths are defined only between the portal processor of the
15 tile portal 401 and the individual processors of the tiles, that is to say the processor units of the tile arrangement 101, but not between the tiles 101.

- A uniform routing resource is provided, that is to say one and only one image data item should be transmitted to each processor per digitized image to be displayed.

- 20 • No global knowledge is assumed about the configuration of the network, that is to say the networking of the individual tile processors within the tile arrangement 101. The choice of the routing paths within the tile arrangement 100 is made on the basis of local information, which is interchanged between the individual tile processors, using electronic messages.

25 Thus, according to one embodiment of the invention, a distinction is drawn between two phases in the course of use of a tile arrangement 100 according to the invention:

 In a first phase, the so-called self-organization phase, the following processes are carried out:

- self-identification of the local positions of the individual tile processors within the tile arrangement, and thus the overall shape of the tile arrangement;

- self-organization of routing paths, starting from the portal processor, that is to say the processor of the tile portal 401 for each tile processor in the tile arrangement 100, in such a way that each tile processor can be supplied with an electronic message from the processor for the tile portal 401 within a predetermined maximum number of clock cycles.

In a second phase, the actual use of the tile arrangement 100 for the purposes of detection and/or display of information, the data is transmitted from or to the portal processor to the tile processors, thus resulting in the information to be displayed being built up in the tile arrangement 100.

In the situation as illustrated in **Figure 4**, in which the tile processors 402 have a rectangular shape, in one case, a square shape, they are each coupled to the tile processor 402 that is directly adjacent to a respective tile processor 402 via one side of the quadrilateral via one of the bidirectional communication interfaces 403 (of which four are in each case thus provided) per tile processor 402 and, furthermore, via electrical lines 404.

In other words, this means that this in each case allows messages to be interchanged between two tile processors which are directly adjacent to one another, but this does not allow direct interchange of messages over a longer distance than the direct neighborhood of a tile processor 402.

Figure 5 illustrates another exemplary embodiment, in which each tile 101 has a hexagonal shape, and six bidirectional communication interfaces 501 are provided per tile 101, likewise on each side, that is to say side edge, of the respective tile 101. This means that, according to this exemplary embodiment, each tile 101 and thus each tile processor has six adjacent tile processors, to which the respective tile 101 is coupled for the interchange of electronic messages via a bidirectional communication interface 501 and an electrical line 502.

In order to simplify the description of the invention, the following text will describe only the situation in which a tile 101 has a hexagonal shape, but without any restriction to generality.

The tile arrangement 100 thus has three types of individual components:

- 5 • tiles 101 which are each associated with up to six bidirectional communication interfaces 501 and electrical lines 502, and
- bidirectional links, which are also referred to in the following text as a bidirectional communication interface 501 and the electronic line 502 which is associated with the respective communication interface 501, which in each
- 10 case couple to one another two tiles 101 or one tile 101 and the portal processor, and
- tile connecting pieces.

The hexagonal tile 101 may have six different alignments, as is illustrated in **Figure 6**.

- 15 As can be seen from Figure 6, the individual connections, that is to say therefore including the individual communication interfaces 501, have already been oriented during the self-organization phase, as will be explained in more detail in the following text. According to this exemplary embodiment, the connections are numbered successively and, in order to assist understanding, are
- 20 identified by points of the compass, with the following nomenclature being used according to this exemplary embodiment:

- a first alignment 0 (east) (reference symbol 600), or in other words an alignment to the right,
- a second alignment 1 (north-east) (reference symbol 601), or in
- 25 other words an alignment up and to the right,
- a third alignment 2 (north-west) (reference symbol 602), or in other words an alignment up and to the left,
- a fourth alignment 3 (west) (reference symbol 603), or in other words an alignment to the left,

- a fifth alignment 4 (south-west) (reference symbol 604), or in other words an alignment down and to the left, and
- a sixth alignment 5 (south-east) (reference symbol 605), or in other words an alignment down and to the right.

5 This exemplary embodiment is based on the assumption that the portal processor for the tile portal 401 has electrical couplings to tiles 101 on only one side of the tile arrangement 100.

By definition, this is the lower side of the tile arrangement 100, that is to say, as can be seen, the south side, with the couplings likewise by definition
10 running over the south-west side, that is to say over the fifth alignment direction of the respective tiles 101.

In this context, it should be noted that both the positioning and the alignment of the individual points at which information is introduced to the tiles 101 in the tile arrangement 100 as well as the shape and the alignment of the
15 individual tiles 101 in the tile arrangement 100 are fundamentally as required.

In different embodiments of the invention, the portal processor

- is electrically coupled to all of the tile processors of the tiles in the lowermost row in the form of a matrix, that is to say tile processors arranged in rows and columns in the tile arrangement 100, or
- 20 • to tile processors 101 for the tiles in the lowermost row of the tile arrangement with a predetermined, regular separation, that is to say a periodic separation, that is to say, for example every third, fifth, tenth, etc., tile processor within the lowermost row of the tile arrangement 100.

Once the manufacture of the tile arrangement 100 has been completed,
25 the portal processor 401 admittedly knows the number of its connections to the tile processors 402, or in other words the number of introduction points for supplying information to tile processors 402 within the tile arrangement 100, but does not necessarily know the shape and the configuration of the tile arrangement 100, that is to say the actual shape and arrangement of the tiles 101
30 within the tile arrangement 100.

In this context, it shall be noted that, in particular, direction details, for example the south side, need not necessarily represent a straight line within the tile arrangement 100.

For the method elements which will be explained in the following text,
5 all that is necessary is to ensure that the individual links between the portal processor and the tile processors 101 should always be made at the same point, according to this exemplary embodiment via the south-west side 604.

The individual tile processors 101 or the links, which are both referred to as a generic term as individual components of the processor arrangement, may
10 assume the following states:

1. Fault-free:

The respective component of the tile arrangement is operating without any restrictions.

2. Defective:

15 The respective component in the tile arrangement has failed completely. If the component is a processor unit, then all of the links to this processor unit must likewise be declared as being defective.

3. Unstable:

20 The component has partial failures, for example one direction of a bidirectional link between the respective processor unit is operating only at times (that is to say it has an intermittent contact or is operating methodically incorrectly, for example a processor which is sending an incorrect message).

In order to simplify the description of the invention, the following text will not consider the third state, that is to say a component is assumed in the
25 following text to be either fault-free or defective. On the basis of these exemplary embodiments, it is thus irrelevant whether a component does not exist owing to a specific form of the tile arrangement (that is to say, for example, a display unit film which is in the form of a triangle), or whether the respective component has become defective owing to a manufacturing fault or as a result of
30 wear.

The clocking of the overall system, that is to say of the overall tile arrangement 100, will be considered in the following text with regard to the passing on of information, which will be explained in more detail in the following text, that is to say the sending of electronic messages between two tile
5 processors 101 within the tile arrangement 100, or from the portal processor to a tile processor at an introduction point to the tile arrangement 100.

Each tile processor in the tile arrangement 100 is designed such that it can carry out the following actions within one clock cycle:

- read one or more electronic messages which are present on one or
10 more links, that is to say via one or more bidirectional communication interfaces of the respective tile processor and which have been sent from an adjacent tile processor in a previous clock cycle.
- Process the received message.
- If appropriate, send one or more messages via one or more links
15 and thus via one or more bidirectional communication interfaces of the tile processor which can be received by an adjacent tile processor in a subsequent clock cycle, that is to say the next clock cycle.

An electronic message can thus be transmitted only from one tile processor to an adjacent tile processor within one clock cycle.

20 However, in this context, it should be noted that, according to one embodiment of the invention, there is no need for the tile processors to have a global, common clock, that is to say a clock which is provided for the entire processor arrangement 100, although this is assumed in the following text in order to simplify the description of the invention.

25 In order to assist understanding of the procedure according to the invention, the following text explains principles of the mathematical modeling of the tile arrangement.

The tile processors and the tile portal 401 are modeled jointly in the following text as a directional graph as well as routing paths as a directional tree.

30 The trace of routing is thus a discrete optimization problem.

Definition 1 (directional graph, non-directional graph)

(i)

Assume a set V and a set E . Then:

$$g : E \rightarrow V^2 = V \times V$$

5

a map with the components

$$g^- : E \rightarrow V \text{ and } g^+ : E \rightarrow V,$$

10

that is to say

$$g : E \rightarrow V^2,$$

$$e \mapsto (g^-(e), g^+(e)),$$

15

so that the tuple

$$(V, E, g)$$

20

is a directional graph with a corner set (node set) V , edge set E and incidence map g . $g^-(e)$ is the initial corner of the edge $e \in E$ and $g^+(e)$ is the terminating corner of the edge $e \in E$.

(ii)

25

Assume a set V and a set M . Then consider the equivalence relationship

$$\alpha := \{ (x, y), (y, x) \in V^2 \times V^2; \text{ where } x, y \in V \} \subseteq V^2 \times V^2$$

30

with the equivalence classes

$$[x, y] := \{(x, y), (y, x)\}, \text{ for all } x, y \in V.$$

5 With a map

$$u : M \rightarrow V^2/\alpha = \{[x, y]; x, y \in V\}$$

the tuple

10

(V,M,u)

is a non-directional graph with the corner set (node set) V, the edge set M and the incidence map u.

15 **Figure 7a** illustrates a directional graph 700, and **Figure 7b** illustrates a non-directional graph 701.

Definition 2 (terminated edges, initiated edges)

20 Assume that (V,E,g) is a directional graph, and $v \in V$. $E_{\text{term}}(v)$ is then the set of the edges terminated by v, that is to say:

$$E_{\text{term}}(v) := \{e \in E; g^+(e) = v\},$$

25 and $E_{\text{init}}(v)$ is the set of the edges initiated by v, that is to say:

$$E_{\text{init}}(v) := \{e \in E; g^-(e) = v\}.$$

Definition 3 (path in a directional graph)

30

Assume that (V, E, g) is a directional graph, $K \subseteq E$.

(i)

5 For $a, b \in V$ and $n \in \mathbb{N}$ define

$$\Gamma_K^n(a, b) := \left\{ (k_1, \dots, k_n) \in K^n; a = g^-(k_1)g^+(k_n) = b, \right. \\ \left. \begin{array}{l} g^+(k_i) = g^-(k_{i+1}) \text{ for } i = 1, \dots, n-1, \\ |\{a, g^+(k_1), \dots, g^+(k_n)\}| = n+1 \end{array} \right\}$$

10 as the set of all paths from a to b of length n with edges K

$(\Gamma_K^n(a, b) = \{ \}, \text{ if no such path exists}).$

(ii)

15 For $a, b \in V$ define

$$\Gamma_K(a, b) := \bigcup_{n \in \mathbb{N}} \Gamma_K^n(a, b)$$

as the set of all paths from a to b with edges of K .

20

Definition 4 (directional tree)

Assume that (V, E, g) is a directional graph $V \neq \emptyset$. (V, E, g) is a directional tree, provided there is a $w \in V$ such that

25

$$|\Gamma_E(w, v)| = 1, \text{ for all } v \in V \setminus \{w\}$$

and for all $K \subseteq E$, $K \neq E$

$|\Gamma_E(w, v)| = 0$, for at least one $v \in V \setminus \langle w \rangle$.

5 This means that there is one and only one path from w to each corner $v \neq w$, and the edge set cannot be reduced in size. The unique corner w is referred to as the root of the directional tree.

 The second condition in the above definition 4 guarantees the uniqueness of the root, which would otherwise not exist, and prevents the existence of
10 “superfluous” edges in the tree.

Figure 8 illustrates one example of a directional tree 800 as a part of the directional graph sketched in Figure 7a.

Lemma 5 (characteristics of a directional tree)

15

Assume that (V, E, g) is a directional tree. Then, for all $a, b \in V$

$|\Gamma_E(a, b)| + |\Gamma_E(b, a)| \leq 1$.

20 **Definition 6 (path length, throughput)**

Assume that (V, E, g) is a directional tree with the root $w \in V$. Define

(i)

25

For each $v \in V \setminus \{w\}$, assume that $\gamma_E(v) \in \Gamma_E(w, v)$ is the unique path from w to v , that is to say

$\Gamma_E(w, v) = \{\gamma_E(v)\}$.

30

(ii)

For each $v \in V \setminus \{w\}$ there is one $n \in \mathbb{N}$ for which

$$5 \quad \{\gamma_E(v)\} = \Gamma_E(w, v) = \Gamma_E^n(w, v)$$

Define $|\gamma_E(v)| := n$ as the path length of the path $\gamma_E(v)$.

(iii)

10

Define $|V| < \infty$ and all $v \in V$

$$d_E(v) := 1 + |\{z \in V; \Gamma_E(v, z) \neq \{\}\}| \in \mathbb{N}$$

15

as the throughput of the node v .

Definition 7 (branch)

Assume that (V, E, g) is a directional tree. Define, for all $v \in V$

20

$$V_E(v) := \{v\} \cup \{z \in V; \Gamma_E(v, z) \neq \{\}\}$$

as a branch of the node v .

25

The following lemma exists:

Lemma 8 (power of the branch)

Assume that (V, E, g) is a directional tree and $v \in V$. Then:

30

$$d_E(v) = |V_E(v)|.$$

The overall network of the tile arrangement 100 including the portal processor 401 is referred to in the following text as a graph. In order to model the fact that existing links between two nodes can always be passed through in two directions, which symbolizes a bidirectional communication, a non-directional graph will be considered first of all. An equivalent directional graph will then be derived, in order to define the routing.

Definition 9 (display graph)

Assume that (V, M, u) is a non-directional graph where

(i)

$$2 \leq |V| < \infty, 1 \leq |M| < \infty,$$

(ii)

u injective (that is to say no digon)

(iii)

$$u(E) \cap \{[x,x]; x \in V\} = \{\} \text{ (that is to say no loops)}$$

(iv)

Assume that $w \in V$ is a prominent node and is called a portal (node).

Assume that (V, E, g) is the directional graph for which: for each $m \in M$ consider new elements m^- and m^+ such that

$$E := \{m^-; m \in M\} \cup \{m^+; m \in M\}, |E| = 2|M|.$$

Choose the map g such that

5 $u(m) = \{g(m^-), g(m^+)\}, \text{ for all } m \in M.$

If, in addition:

(v)

10

$$\Gamma_E(w, v) \neq \{\} \text{ for all } v \in V \setminus \{w\} \text{ (that is to say cohesive),}$$

then (V, E, g) is a display unit graph, which is also referred to in the following text as a display graph.

15

A corresponding non-directional graph 900 (see **Figure 9a**) and the equivalent directional tile arrangement graph 901 (**Figure 9b**) are illustrated in exemplary form in Figure 9a and Figure 9b.

20

According to this exemplary embodiment, a hexagonal 4x4 tile array with a defect is chosen. The above definition 9 is generally complied with. The networks under consideration have further restrictive characteristics, although these will initially be mentioned only briefly here:

25

- with the exception of the portal node 902, the number of edges with which a node 903 can be associated as an initial (terminating) corner is restricted by a number $q \in \mathbb{N}$. The analysis so far has been based on $q = 4$ (orthogonal network) and $q = 6$ (hexagonal network).

30

- The directional graph 901 is in general a planar graph or a graph which can be tiled (extensions are feasible in which this applies only to the sub-graph which does not contain the portal node 902, if the supply lines 904 are not fed in at the edge of the tile arrangement 100).

For the rest of the explanation, it is worthwhile considering not only the portal node 902 but also those nodes 903 which are directly linked to the portal

node 902. As described above, these nodes are referred to as input nodes 903,
that is to say they represent the reference positions with which the input tile
processors in the tile arrangement are associated. The edges from the portal node
902 to the input nodes 903 are referred to in the following text as supply lines
5 904, and the edges 905 between tile processors are referred to as network links.

Definition 10 (supply lines, network links, input nodes)

Assume that (V, E, g) is a display graph with portal nodes w . The set of
10 supply lines is then defined by

$$E_{\text{port}} := \{e \in E; g^-(e) = w\}$$

and the set of network links is defined by

15

$$E_{\text{net}} := \{e \in E; g^-(e) \neq w \wedge g^+(e) \neq w\}.$$

The set of input nodes is defined by

20

$$V_{\text{port}} := g^+(E_{\text{port}}).$$

The following text considers the problem situation in which the aim is to
transmit an electronic message to each node in a tile arrangement graph from the
portal node within one time frame (within one refresh rate).

25

If this is done, as is obvious from this problem description, on fixed
selected routes and routes which have diverged do not cross again, then this
means that a directional tree should be chosen as a sub-graph of the tile
arrangement graph. This directional graph, which is also referred to as a routing
tree, then defines the paths of the information flow uniquely, but not the
30 dynamics of the information flow.

The routing tree is not unique; in general, the set of all possible trees is unimaginably large.

Definition 11 (permissible tree set, permissible edge set)

5

Assume that (V, E, g) is a display graph with portal nodes $w \in V$. The set of all permissible directional trees in (V, E, g) is defined as

$B := \{(V, K, g|_K); \text{ where } K \subseteq E \text{ and } (V, K, g|_K) \text{ is a directional tree with}$
10 the root $w\}$.

The set of all permissible edge sets relating to (V, E, g) is then defined as

$\kappa := \{K \subseteq E; (V, K, g|_K) \in B\}$.

15

One example of a permissible tree 1000 is illustrated in **Figure 10**, with the corresponding routing paths with the portal node 1001 as the root node in the directional tree 1000.

The following terms are introduced, based on definition 10:

20

Definition 12 (supply lines, network links)

Assume that (V, E, g) is a display graph with portal nodes w and that $K \in \kappa$. The set of supply lines in K is then defined by

25

$$K_{\text{port}} := E_{\text{Port}} \cap K.$$

The set of network links is defined by

30

$$K_{\text{net}} := E_{\text{net}} \cap K.$$

A number of criteria for assessment of trees are listed in the following text:

Definition 13 (tree assessments)

5

Assume that (V, E, g) is a tile graph with portal nodes $w \in V$ and the set κ of permissible edge sets.

(i)

10

For all $v \in V \setminus \{w\}$

$$l_{\min}(v) := \min_{K \in \kappa} \{l_K(v)\}$$

15

defines the distance of the node v from the root w in the display graph.

(ii)

For all $K \in \kappa$,

20

$$L(K) := \max_{v \in V \setminus \{w\}} \{l_K(v)\}$$

defines the maximum distance in the tree $(V, K, g|_K)$ defined by K .

25

$$L_{\min} := \min_{K \in \kappa} \{L(K)\}$$

is then the maximum distance in the tile graph.

(iii)

For all $K \in \kappa$,

$$5 \quad D(K) := \max_{v \in V \setminus \{w\}} \{d_K(v)\}$$

defines the maximum throughput in the tree $(V, K, g|_K)$ which is defined by K .

$$10 \quad D_{\min} := \min_{K \in \kappa} \{D(K)\}$$

is then the maximum throughput in the tile graph.

At least the following problems can be considered in order to select the
15 “best” trees and edge sets:

(i)

The set of trees whose nodes are each at the minimum distance from the
20 root:

$$O_1 := \{K \in \kappa; |g_K(v)| = l_{\min}(v) \text{ for all } v \in V \setminus \{w\}\},$$

(ii)

25

The set of trees whose maximum separation is a minimum:

$$O_2 := \{K \in \kappa; L(K) = L_{\min}\},$$

(iii)

The set of trees whose maximum throughput is a minimum:

5 $O_3 := \{K \in \kappa; D(K) = D_{\min}\}.$

As can easily be seen, $O_1 \subset O_2$.

If $O_2 \cap O_3 \neq \{\}$, then all the trees from $O_2 \cap O_3$ are particularly suitable
10 for use to minimize the functions L and K and as a routing tree.

If $O_2 \cap O_3 \neq \{\}$ is not satisfied, then relaxed problem descriptions are
required.

15 (iv)

The set of trees whose maximum separation is at most $a \in N_0$ greater
than the minimum:

20 $O_4^a := \{K \in \kappa; L(K) \leq L_{\min} + a\}$

(v)

The set of trees whose maximum throughput is at most $b \in N_0$ greater
25 than the minimum:

$$O_5^b := \{K \in \kappa; D(K) \leq D_{\min} + b\}.$$

For a suitable choice of $a, b \in N_0$, then $O_4^a \cap O_5^b \neq \{\}$ is almost possible.

However, the problem can also be described as a multicriteria combinational optimization problem with two target functions.

The routing tree 1000 illustrated in Figure 10 is undoubtedly not optimum for the tile graph illustrated in Figure 9b, to be precise not on the basis of any of the above criteria. The tree 1100 illustrated in **Figure 11** is, in contrast, cut by O_3 , even in O_1 .

The above text has explained how the information flow paths in the tile network can be defined by the selection of a routing tree from a permissible tree set. In order to supply the display unit nodes with the information that is required to construct the image, an electronic message is transmitted along these paths to each node from the portal node. In general, it is not possible to transmit all of the electronic messages in parallel since specific capacity levels, governing how many messages can be transmitted in one clock cycle via one edge and how many messages can be temporarily stored in one node (queue), must not be exceeded. A time sequence (dynamics) for the information flow should thus be defined.

In the following text, (V, E, g) is assumed to be a tile graph with portal nodes w . It is assumed that $r := |V| - 1$ and $V = \{v_0, v_1, \dots, v_r\}$, $v_0 = w$.

If $K \in \kappa$ is also assumed, then certain "overall" routing matrices τ and then certain "individual" routing matrices σ^l , $l = 1, \dots, r$ are introduced.

τ will contain the information as to how many electronic messages can be transmitted via the individual edges from K in the individual clock cycles. In this case, conditions are formulated for τ such that the capacities are complied with and an electronic message is finally present in each node. No distinction in τ is yet drawn between different messages (that is to say the individual tile data items). It is not immediately evident at this stage from τ how routing takes place or can take place for a specific individual tile data item to the respective intended tiles. However, τ allows certain "individual" routing matrices σ^l , $l = 1, \dots, r$ to be derived with describe precisely this routing of the individual tile data items to the intended tiles v_l , $l = 1, \dots, r$. The "individual" routing matrices σ^l , $l = 1, \dots, r$ are in

this case not necessarily unique, but the assessment of the routing on the basis of the routing duration will essentially depend only on τ . For the purposes of the following text, a routing is thus considered as being given just by τ .

5 **Definition 14 (routing map, routing matrix)**

Assume that $K = \{k_1, \dots, k_r\} \in \kappa$ (consider: $|K| = |V| - 1$). Assume that $c_{\text{port}}, c_{\text{net}}, q \in \mathbb{N}$. A $(c_{\text{port}}, c_{\text{net}}, q)$ -routing map or matrix over the tree $(V, K, g|_K)$ defined by K is a matrix

10

$$\tau = (\tau_{ij})_{\substack{i=1, \dots, n \\ j=1, \dots, r}} \in \mathbb{N}_0^{n, r}, n \in \mathbb{N},$$

having the following characteristics:

15

(i)

$\tau_{ij} \leq c_{\text{port}}$ for all $j \in \{1, \dots, r\}$ where $k_j \in K_{\text{port}}$ and all $i \in \{1, \dots, n\}$, as well as $\tau_{ij} \leq c_{\text{net}}$ for all $j \in \{1, \dots, r\}$ where $k_j \in K_{\text{net}}$ and all $i \in \{1, \dots, n\}$,

20

(ii)

25

for all $v \in V \setminus \{w\}$ and $1 \leq m \leq n$ then

$$\sum_{1 \leq i \leq m-1} \sum_{\substack{1 \leq j \leq r, \\ k_j \in K_{\text{term}}(v)}} \tau_{ij} - \sum_{1 \leq i \leq m} \sum_{\substack{1 \leq j \leq r, \\ k_j \in K_{\text{init}}(v)}} \tau_{ij} \geq 0,$$

(iii)

for all $v \in V \setminus \{w\}$ and $1 \leq m \leq n$ then

5

$$\sum_{1 \leq i \leq m} \sum_{\substack{1 \leq j \leq r, \\ k_j \in K_{\text{term}}(v)}} \tau_{ij} - \sum_{1 \leq i \leq m} \sum_{\substack{1 \leq j \leq r, \\ k_j \in K_{\text{init}}(v)}} \tau_{ij} \leq q,$$

(iv)

10 for all $v \in V \setminus \{w\}$ then

$$\sum_{1 \leq i \leq n} \sum_{\substack{1 \leq j \leq r, \\ k_j \in K_{\text{term}}(v)}} \tau_{ij} - \sum_{1 \leq i \leq n} \sum_{\substack{1 \leq j \leq r, \\ k_j \in K_{\text{init}}(v)}} \tau_{ij} = 1.$$

c_{port} is called the capacity of the supply lines, c_{net} is called the capacity of
15 the network links, and q is called the maximum queue length.

$$|\tau| := n$$

is called the routing duration. The set of all $(c_{\text{port}}, c_{\text{net}}, q)$ routing matrices
20 over $(V, K, g|_K)$ is referred to as:

$$\mathfrak{R}_{c_{\text{port}}, c_{\text{net}}, q}^{(K)}.$$

The extension with respect to the already considered routing trees
25 primarily includes τ additionally containing a time component.

The matrix entry τ_{ij} , $i \in \{1, \dots, n\}$ $j \in \{1, \dots, r\}$ states that τ_{ij} messages will be transmitted via the edge k_j in the i -th clock cycle.

The condition (i) guarantees compliance with predetermined supply line capacities and network capacities.

5 The condition (ii) ensures the necessary causality in the network.

Messages can be passed on from one node only if they have already been transmitted (that is to say at least one clock cycle previously) to this node.

The condition (iii) takes account of storage space restrictions in the node.

10 Finally, on the basis of condition (iv), there is one and only one message in the node after n time units.

Thus, together with the routing tree, the routing matrix indicates a routing method with details of the timing of the individual steps, which supplies the network with messages at the same time.

The following items are defined:

15

Definition 15 (routing)

Assume that $c_{\text{port}}, c_{\text{net}}, q \in \mathbb{N}$. A $(c_{\text{port}}, c_{\text{net}}, q)$ -routing is a tuple (K, τ) consisting of a permissible edge length $K = \{k_1, \dots, k_r\} \in \kappa$

20 and a routing matrix $\tau \in R_{c_{\text{port}}, c_{\text{net}}, q}(K)$. The set of all routings is referred to as $R_{c_{\text{port}}, c_{\text{net}}, q}$.

The following text now describes how the dynamic routing is achieved for each individual node.

25 For this purpose, matrices $\sigma^l \in \{0, 1\}^{n \times r}$, $l = 1, \dots, r$, are defined on the basis of the following algorithm:

$\tau^0 := \tau;$

for $l = 1, \dots, r$:

{

30 $\sigma^l := 0^{n \times r} \in \{0, 1\}^{n \times r};$

assume that $(k_{p_1}, \dots, k_{p_z}), z \in N$, the path from w to v_i ;
 $i_{z+1} := n + 1$;
for $y := z, \dots, 1$ in descending order:

5 {

$$i_y := \max \left\{ i \in \{1, \dots, i_{y+1} - 1\} : \tau_{i, p_y}^{1-1} > 0 \right\};$$

$$\sigma_{i_y p_y}^1 := 1;$$

 }

10 $\tau^l := \tau^{l-1} - \sigma^l;$

 }

It can easily be shown that the algorithm is well-defined, and that $\tau^r = 0^{n,r}$. In consequence:

15

$$\sum_{1 \leq l \leq r} \sigma^l = \tau.$$

and

$$\sum_{1 \leq i \leq n} \sum_{\substack{1 \leq j \leq r, \\ k_j \in K_{\text{term}}(v_{\tilde{l}})}} \sigma_{ij}^1 - \sum_{1 \leq i \leq n} \sum_{\substack{1 \leq j \leq r, \\ k_j \in K_{\text{init}}(v_{\tilde{l}})}} \sigma_{ij}^1 = \delta_{1\tilde{l}}.$$

20 for all $l, \tilde{l} \in \{1, \dots, r\}$. A matrix entry $\sigma_{ij}^l = 1$ states that the message at v_i is passed on via the edge k_j in the i -th clock cycle.

Two lemmata are listed as an evidential step relating to the above well-defined nature of the algorithm:

25

Lemma 16 (well-defined nature of σ^l)

Assume that $l \in \{1, \dots, r\}$. If $\tau^{l-1} \in N_0^{n,r}$ satisfies the condition (ii) from definition 14 for all $v \in V \setminus \{w\}$ and the condition (iv) from definition 14
5 for $v := e_l$, then σ^l can be selected using the algorithm.

Lemma 17 (characteristics of τ^l)

Assume that $l \in \{1, \dots, r\}$. If $\tau^{l-1} \in N_0^{n,r}$ satisfies the preconditions
10 of lemma 16 and σ^l is selected using the above algorithm, then τ^l also satisfies the preconditions of lemma 16.

Definition 18 (routing matrix to an individual node)

15 Assume that $c_{\text{port}}, c_{\text{net}}, q \in \mathbb{N}$. Assume that $(K, \tau) \in R_{c_{\text{port}}, c_{\text{net}}, q}$ and assume that the matrices $\sigma^l, l = 1, \dots, r$, are chosen using the above algorithm. The $\sigma^l, l = 1, \dots, r$, are then called routing matrices to the nodes $v_l, l = 1, \dots, r$ with regard to (K, τ) .

The opposite procedure is often adopted for the construction of the
20 matrices τ and $\sigma^l, l = 1, \dots, r$. Matrices $\sigma^l, l = 1, \dots, r$, are defined by stating the time sequence in which the message is passed on to v_l via the path $\gamma_K(v_l)$. τ is then given by

$$\tau := \sum_{1 \leq l \leq r} \sigma^l.$$

25

The time sequence of the routing to each individual node and thus the $\sigma^l, l = 1, \dots, r$, are in this case chosen such that the capacities of edges and nodes

are not exceeded, that is to say τ satisfies the points (i) and (iii) from definition 14.

Criteria for “advantageous” and, if possible, “optimum” selection of routing methods in a display unit graph are stated in the following text. In the following text, a routing is referred to as being optimum when it takes the shortest possible time. In order to allow this to be defined in mathematical terms, the following expressions are introduced.

In this case, assume that (V, E, g) is always a display unit graph, and, as before, $V = \{v_0, \dots, v_r\}$ where $v_0 = w$.

10

Definition 19 (minimum routing duration)

(i)

15 Assume that $K = \{k_1, \dots, k_r\} \in \kappa$ and that $c_{\text{port}}, c_{\text{net}}, q \in \mathbb{N}$. Then

$$T_{c_{\text{port}}, c_{\text{net}}, q}^{\min(K)} := \min_{\tau \in R_{c_{\text{port}}, c_{\text{net}}, q}(K)} \{ |\tau| \}$$

20 defines the minimum routing duration via the tree (V, K, g_K) . which is defined by K.

(ii)

Assume that $c_{\text{port}}, c_{\text{net}}, q \in \mathbb{N}$. Then

25

$$T_{c_{\text{port}}, c_{\text{net}}, q}^{\min} := \min_{K \in \kappa} \{ T_{c_{\text{port}}, c_{\text{net}}, q}^{\min(K)} \}$$

defines the minimum routing duration in the tile graph.

Definition 20 (optimum routing)

(i)

5 Assume that $K = \{k_1, \dots, k_r\} \in \kappa$ and that $c_{\text{port}}, c_{\text{net}}, q \in \mathbb{N}$. The expression an optimum routing matrix in the tree $(V, K, g|_K)$ defined by K is understood to mean a routing matrix from the following set:

$$10 \quad R_{c_{\text{port}}, c_{\text{net}}, q}^{\min(K)} := \left\{ \tau \in R_{c_{\text{port}}, c_{\text{net}}, q}(K) ; |\tau| = T_{c_{\text{port}}, c_{\text{net}}, q}^{\min(K)} \right\}$$

(ii)

Assume that $c_{\text{port}}, c_{\text{net}}, q \in \mathbb{N}$. The expression optimum routing is understood to mean routing from the following set:

$$15 \quad R_{c_{\text{port}}, c_{\text{net}}, q}^{\min} := \left\{ (K, \tau) ; K = \{k_1, \dots, k_r\} \in \kappa, \tau \in R_{c_{\text{port}}, c_{\text{net}}, q}(K) \right. \\ \left. \text{and } |\tau| = T_{c_{\text{port}}, c_{\text{net}}, q}^{\min} \right\}$$

20 The choice of an optimum routing matrix when the routing tree has already been defined is simple in the sense of definition 20 (i). This has been explained in the previous section for special cases of c_{port} and $c_{\text{net}} = 1$ and c_{port} and $c_{\text{net}} > 1$.

The solution to the optimization problem posed in definition 20 (ii) with free choice of the routing tree is considerably more difficult. The problem is generally too complex to be solved exactly. For this reason, the following text explains heuristic methods to solve it. The solution to the optimization problem from definition 20 (i) with a defined routing tree in this case provides important strategies for suitable choice of the routing tree.

First of all, the special case will be explained for which $c_{\text{port}} = c_{\text{net}} = 1$.

Assume that $q \in N$, undefined and that $K \in \kappa$. Then, without any restriction to generality, $K_{\text{port}} = E_{\text{port}}$ (otherwise consider $u \in V_{\text{port}} \setminus g^+(K_{\text{port}})$ not as an input node, that is to say set $V_{\text{port}} := g^+(K_{\text{port}})$).

5 Since $c_{\text{port}} = 1$, it can easily be seen that:

$$T_{c_{\text{port}}, c_{\text{net}}, q}^{\min}(K) \geq \max_{v \in V_{\text{Port}}} d_K(v) = D(K).$$

Equality therefore exists. In this context, assume that:

10

$$n := \max_{v \in V_{\text{Port}}} d_K(v) = D(K).$$

The idea of the following routing is that one electronic message arrives at the input node via each supply line in each clock cycle and is passed on step by step in the subsequent time intervals to their respective destination nodes, that is to say to the destination tile processor. Messages to the nodes which are furthest away are fed in first of all, followed by messages to the nodes which are close to the portal node, that is to say tile processor. One corresponding routing is illustrated in **Figure 12a** to **Figure 12i** for the case where $c_{\text{port}} = c_{\text{net}} = 1$. The small quadrilaterals each symbolize one electronic message 1201, which is passed via the portal node 1202 for the input tile processors 1203 into the tile arrangement 100.

The situation where $U \in V_{\text{port}}$ is considered, and the following relationship is set:

25 $d := d_K(u) = |V_K(u)|$. It is assumed that

$$V_K(u) = \{v_{q_1}, \dots, v_{q_d}\} \text{ where } v_{q_i} = u \text{ is arranged such that}$$

$$\Gamma_K(v_{q_i}, v_{q_j}) = \{\}$$
(1)

for $i > j$. This assumption is true in particular when:

$$5 \quad \left| \gamma_K(v_{q_i}) \right| \geq \left| \gamma_K(v_{q_j}) \right|$$

for $i > j$. It is now assumed that $l \in \{1, \dots, d\}$, undefined, and that $(k_{p_1}, \dots, k_{p_z}), z \in \mathbb{N}$, the path from w to v_{q_l} . Then, for all $i \in \{1, \dots, n\}$ and $j \in \{1, \dots, r\}$, set

10

$$\sigma_{ij}^{q_l} := \begin{cases} 1 & \text{if } 1 + (d-1) \leq i \leq z + (d-1) \text{ and } p_{i-(d-1)} = j, \\ 0 & \text{else.} \end{cases}$$

In order to show that σ^{q_l} defines a routing matrix for v_{q_l} , it is sufficient to show that:

15

$$z + (d-1) \leq n,$$

because the n clock cycles are then sufficient to pass the message to its destination v_{q_l} on the basis of our construction of σ^{q_l} . On the basis of (1), $l \geq z$,

20

and thus

$$z + (d-1) \leq d \leq n$$

and this is therefore demonstrated.

25

On the basis of the above considerations, the σ^l for all $l \in \{1, \dots, r\}$ can finally be determined by analysis of all the input nodes. The expression:

$$\tau := \sum_{l=1}^r \sigma^l.$$

is formed as normal. As can easily be seen, τ then actually defines a
(1,1,q)-routing via $(V,K,g|K)$ for undefined $q \in N$ and, on the basis of the above
5 considerations, is optimum. Thus:

$$T_{C_{port}, C_{net}, Q}^{\min(K)} = \max_{v \in V_{port}} d_K(v) = D(K).$$

Figure 12a illustrates the initial state, in which all the messages 1201 are
10 stored in the portal node 1202. After a first clock cycle, the first two messages
1201 are passed to the input tile processors 1203, that is to say to the tile
processors in the tile arrangement 100; via which the information can be
supplied via the tile arrangement to the respective tile processors, where they are
temporarily stored (see **Figure 12b**). After a further time step (see **Figure 12c**),
15 the first two messages have already been transmitted to first inner nodes 1204 in
the tile arrangement, and two further messages 1201 have been passed to the
input tile processors 1203. After a further time step in each case, the respective
electronic message 1201 has always been passed on by one tile processor in each
case, and two new messages 1201 have in each case been passed into the tile
20 arrangement 100, that is to say in other words they have been supplied to the
input tile processors 1203. **Figure 12d, Figure 12e, Figure 12f, Figure 12g,**
Figure 12h and **Figure 12i** illustrate the successive progress of the transfer of
the messages as far as their respective destination tile processor, after one clock
cycle in each case.

25 The following approach can be adopted as one possible strategy for the
choice of an optimum routing for free choice of the routing tree in the sense of
definition 20 (ii):

Choose the routing tree such that all the input nodes as far as possible have the same throughput (to be more precise: that they differ by a maximum value of 1) and set the routing matrix in accordance with the above considerations.

- 5 The second special case will be explained briefly in the following text, for which:

$$c := c_{\text{port}} = c_{\text{net}} > 1, q \geq c.$$

- 10 Assume that $K \in \kappa$. Without any restriction to generality, once again:

$$K_{\text{port}} = E_{\text{port}}.$$

- In this situation, it is more difficult to define the minimum routing duration in advance. A routing matrix is thus developed which defines an optimum $(c_{\text{port}}, c_{\text{net}}, q)$ -routing via $(V, K, g|K)$. Finally, this allows the minimum routing duration to be determined. The idea for this routing variant is equivalent to that developed already for the case where $c_{\text{port}} = c_{\text{net}} = 1$ with the exception that, in this case $c = c_{\text{port}} = c_{\text{net}}$ messages are always entered in an input node at the same time in order to be passed on from there to the nodes which are furthest away and have not yet been notified. One such routing is once again sketched in
- 15
- 20 **Figure 13a to Figure 13f.**

First of all, assume that:

$$\tilde{n} := \max_{v \in V_{\text{port}}} d_K(v).$$

- 25 Then assume that $u \in V_{\text{port}}$ and that $d := d_K(u) = |V_K(u)|$. It is assumed that $(V_K(u) = (v_{q1}, \dots, v_{qd}))$ is arranged with $v_{q1} = u$ such that

$$|\gamma_K(v_{qi})| \geq |\gamma_K(v_{qj})|$$

if $i > j$. Assume that $l \in \{1, \dots, d\}$ and $\hat{d} := \left\lceil \frac{d-1}{c} \right\rceil$, that is to say the next smaller integer to $\frac{d-1}{c}$. Assume that (k_{p1}, \dots, k_{pz}) is the path from w to v_{q1} . Then, for all $i \in \{1, \dots, \tilde{n}\}$ and $j \in \{1, \dots, r\}$, set:

$$\tilde{\sigma}_{ij}^{q1} := \begin{cases} 1 & \text{if } 1 + \hat{d} \leq i \leq z + \hat{d} \text{ and } p_{i - \hat{d}} = j \\ 0 & \text{else} \end{cases}.$$

5

As before, in this way determine $\tilde{\sigma}^l$ for all $l \in \{1, \dots, r\}$ and set:

$$\tilde{\tau} := \sum_{l=1}^r \tilde{\sigma}^l.$$

10

Now delete all those rows in $\tilde{\tau}$ which are equal to 0, that is to say set:

$$n := \min\{\hat{n} \in \mathbb{N}; \tau_{ij} = 0 \text{ for all } \hat{n} < i \leq \tilde{n} \text{ and } j = 1, \dots, r\}$$

15

and

$$\tau := (\tau_{ij})_{\substack{i=1, \dots, n \\ j=1, \dots, r}}.$$

It can be shown that τ is an optimum $(c_{\text{port}}, c_{\text{net}}, q)$ -routing via $(V, K, g|K)$ for any $q \geq c$. Furthermore:

20

$$\left\lceil \frac{D(K)}{c} \right\rceil = \max_{v \in V_{\text{port}}} \left\lceil \frac{d_K(v)}{c} \right\rceil \leq n \leq \max_{v \in V_{\text{port}}} d_K(v) = D(K)$$

and

$$L(K) \leq n.$$

5

The actual magnitude of n now depends on the specific structure of the branches of the input nodes, but can easily be calculated. First of all, for each $u \in V_{\text{port}}$, the number of clock cycles n_u are calculated which are required in order to route all of the messages to the nodes in the branch from u . $V_K(u)$ and d are in this case assumed as above. Then:

10

$$n_u = \max_{1 \in \{1, \dots, d\}} \left(\left\lceil V_K(v_{q1}) \right\rceil + \left\lceil \frac{d-1}{c} \right\rceil \right).$$

The routing duration n is obtained from this as:

15

$$n = \max_{u \in V_{\text{port}}} n_u.$$

As an alternative strategy for the choice of an optimum routing with free choice of the routing tree in the sense of definition 20 (ii), the following approach can be adopted:

20

Choose the routing tree such that all the input nodes as far as possible have the same throughput and that the tree has “sufficiently wide branches” in the branches of the input nodes, such that n approaches as close to $\left\lceil \frac{D(K)}{c} \right\rceil$ as possible. Set the routing matrix in accordance with the above considerations.

25

“Sufficiently wide branching” clearly exists when the following statement applies to all the input nodes: consider the branch of the input node, organize the associated nodes on the basis of increasing path length. The path

lengths of the nodes should then increase only all the c nodes by the value 1, that is to say c nodes of the path length 2, c nodes of the path length 3,

5 If the capacities of the respective nodes and supply lines are low, it is more important to ensure that the throughput in the input node is uniform since, in this situation, the throughput through the input node is normally the critical factor for limiting the minimum routing duration. In this situation, the input nodes to a certain extent represent a constriction in the tree. If the capacities are higher, it is in contrast more important to ensure a sufficiently large number of branches in the tree, and thus short path lengths.

10 In this situation, it is normally the path lengths which limit the minimum routing duration. Very high capacities are in contrast no longer worthwhile at all since the hexagonal network limits the number of branches, and certain minimum path lengths are governed by the topology of the network, that is to say the topology of the networking or coupling of the tile processors in the tile arrangement 100.

Exemplary embodiments of the methods for self-organization of the tile processors in the tile arrangement will be explained in the following text.

The following situation is assumed on the basis of the exemplary embodiments:

- 20 • the central external unit, that is to say the portal processor, does not know the topology of the network, that is to say it does not know the arrangement of the tile processors in the processor arrangement.
- The tile processors are networked with one another by bidirectional links.
- 25 • Direct communication takes place only between respectively mutually directly adjacent neighboring tile processors.
- Communication is based on interchanging electronic messages, as illustrated by way of example in **Figure 14**.
- Each contact with other components for self-organization
- 30 (position finding, creation of routing tables etc.) and for image construction is handled by different messages. Figure 14 illustrates a tile processor of a first tile

1401 with a hexagonal shape, as well as a tile processor of a second tile 1402, which likewise has a hexagonal shape. The first tile 1401 has six bidirectional communication interfaces 1403, as is in each case indicated by a double-headed arrow in Figure 14. The second tile 1402 also has six bidirectional
5 communication interfaces 1404. The first tile 1401 and the second tile 1402 are coupled to one another via a supply line 1405, that is to say an electrically conductive link which may, of course, also be in the form of an optical communication link, or as a radio link, such that on the one hand a first message 1406 can be transmitted from the first tile 1401 to the second tile 1402, and such
10 that on the other hand a second message 1407 can be transmitted from the second tile 1402 to the first tile 1401.

On the basis of the present exemplary embodiments, when no faults are present, all of the tiles 1401, 1402 and thus all of the tile processors are completely networked with one another via the corresponding supply lines and
15 the bidirectional communication interfaces.

The problem mentioned above is solved by self-organization based on local message interchange between two mutually directly adjacent tiles 1401, 1402.

The self-organization method thus includes distributed uniform
20 algorithms which transmit these electronic messages via their communication interfaces.

During the course of the method, the tile processor units learn the alignment of their tiles and their two-dimensional position within the tile arrangement, as well as the distance between the respective tile and the portal processor, in general a reference position. The reference position may also be the
25 position of a processor unit which is located at the input point of the tile arrangement 100. In further steps, routing paths are produced locally between the individual tiles and the portal processor. The algorithms for choice of the routing paths are in this case designed such that the routing duration is minimized as far
30 as possible for a uniform information flow. The self-organization process also defines the algorithm for distribution of the information when the tile

arrangement 100 is used for presenting information by means of the tile arrangement 100. Owing to the special configuration of the method, the shape of the tile arrangement 100 and thus individual components that have failed are irrelevant, thus achieving a high degree of fault tolerance according to the invention.

The overall method includes a combination of the following method elements:

- uniform algorithm elements for message processing, which are carried out by the tile processors,
- a control algorithm for the portal processor,
- a message catalogue which represents the interface for the algorithm elements.

The following text is based on the assumption of the tiles being networked hexagonally within the tile arrangement 100, without any restriction to generality.

However, according to one embodiment of the invention, the transfer of the algorithms to the orthogonal situation or other two-dimensional networks is completely analogous to this description that is provided in the following text.

On the basis of a communication layer model, functions which are located underneath the functions required according to the invention, for example ping messages, the protection of the transmission by means of checksums, reception confirmation, requesting defective messages again, etc. will not be considered in the following text. However, they can be implemented without any problems in the scope of the invention.

In general, it can be stated for the method steps that are described in the following text that each tile processors maintains a data record on the basis of received messages for each of its adjacent tile processors, with this data record storing the information obtained in a memory that is associated with the respective processor.

In a first method element, the tile processors learn a uniform alignment of the tiles.

Since all of the links of the portal processor on the basis of the above convention are linked to the south-west side of the corresponding input tile processors and the input points, this can be used to produce coherence.

Measurement coherence messages which contain, as a parameter, the
5 number of links by which the reception link is away from the easterly direction, as defined above, in the counter clockwise direction, are sent for this purpose.

Each tile processor is set to be incoherent, for initialization.

On receiving a measuring coherence message 1501 (see **Figure 15**), the processor unit 1500 which has received the measurement coherence message
10 1501 carries out the following steps:

1. If the processor unit 1500 is already coherent, the processing is ended.
2. The easterly direction is determined on the basis of the message parameter, and all of the link designations/link numbers are appropriately
15 aligned.
3. The processor unit 1500 is set to be coherent.
4. Measurement coherence messages 1601, 1602, 1603, 1604, 1605, 1606 are sent via all the links by the processor unit 1500 whose parameters have in each case been set such that the processor units 101 which have received the
20 respective measurement coherence message 1601, 1602, 1603, 1604, 1605, 1606 can align themselves correctly in the above manner (see **Figure 16**).

The method element for uniform alignment is started by the portal processor transmitting the measurement coherence message (2) with the parameter value 2 via its links to the respective input tile processors. The method
25 element is terminated when the last processor unit has become coherent.

The number of clock cycles required to carry out the process corresponds to the maximum distance of a tile processor from the portal processor. It may possibly require one or two further clock cycles before the last message communication “dies”.

In a further method element, the tile processors interchange electronic messages with one another in order to automatically determine their physical position within the tile arrangement.

5 Since the hexagonal array of the tiles within the tile arrangement 100 in each includes offset rows, the coordinate system for this exemplary embodiment is chosen such that the column numbers in the rows alternately have even numbers or odd numbers.

In this context, it should be noted that the coordinate system for a tile arrangement with an orthogonal structure can be chosen canonically, very easily.

10 In the case of a hexagonal array, it is possible in the manner described above for a processor to determine the positions of its adjacent tiles independently of the geometry of the tile arrangement from its own position (i, j), where the row is i and the column is j.

The respective positions for the processor unit of a tile 1500 are 15 illustrated in **Figure 17**. As can be seen from Figure 17, there is an agreed convention that the column numbers rise from west to east (from left to right), and the row numbers rise from south to north (from bottom to top).

For position-finding on the basis of this exemplary embodiment, measurement position messages 1701, 1702, 1703, 1704, 1705, 1706 are 20 interchanged, which contain two parameters, specifically the row number and the column number, which the processor unit that is sending the measurement position message 1701, 1702, 1703, 1704, 1705, 1706 has calculated as the position assumed by it of the processor unit which is receiving the respective message 1701, 1702, 1703, 1704, 1705, 1706.

25 For initialization purposes, the position of each tile processor is defined to be (0,0). The process of position-finding starts in each tile processor as soon as it has become coherent, as has been explained above.

The measurement position messages 1701, 1702, 1703, 1704, 1705, 1706 are then sent via all the links, as illustrated in Figure 17.

On receiving a measurement position message 1701, 1702, 1703, 1704, 1705, 1706 with the row number z and the column number s , the respective receiving processor unit carries out the following steps:

1. If $z > i$, where i represents its own line number, then i is set to be
5 equal to z .
2. If $s > j$, where j represents its own column number, then j is set to be equal to s .
3. If step 1 or step 2 has resulted in the change in its own position (i, j), then measurement position messages 1701, 1702, 1703, 1704, 1705, 1706 are
10 sent via all the links, as illustrated in Figure 17.

The method element is ended when no more position changes occur.

Figure 18 illustrates an example of the tile arrangement 1800 with various defects, which has determined the positions of the individual processors, and thus of the tiles, automatically using the procedure described above. On the
15 basis of this exemplary embodiment, both failed processors, that is to say faulty processors, and failed links have been used. This exemplary embodiment will also be used throughout the rest of the course of this description in two variants with a different number of input processor units, in order to describe the other method elements.

20 The maximum number of clock cycles required to carry out the process is limited by the maximum distance of one tile processor from another tile processor in the processor arrangement. One or two more clock cycles may be required before the last message communication “dies”. Normally, however, the method element can generally be carried out even more quickly, depending on
25 the geometry of the processor arrangement 1800.

In this context, it should be noted that the process of presenting information by the portal processor involves mapping onto the coordinate system of the tile arrangement 1800 determined in this way. During the process of setting up routing paths that is carried out in subsequent method elements, the
30 information which is now stored locally is transmitted to the portal processor, so that appropriate mapping can be carried out in the portal processor.

For each of the tiles 1801, Figure 18 illustrates its physical position within the tile arrangement 1800, in the form of a value tuple.

In an additional method element, the respective distance of a processor unit and thus of the tile from the portal processor, that is to say the length of the path from the tile processor to the portal processor (see also definition 6) is determined, in general the distance of a tile in the tile arrangement 1800 from a predetermined reference position.

In order to initialize this method element, the distance of each tile 1801 is defined as “infinite”. On the basis of this exemplary embodiment, the distance of each tile processor to the portal processor is defined as a value which is greater than a maximum value which may be assumed as a distance within the tile arrangement.

It is assumed, without any restriction to generality, that the steps of the method element described above have already been carried out.

The distance determination process is then started by the portal processor by sending measurement distance (0) messages to the processor units at the input points to the tile arrangement 1800.

On receiving a measurement distance message with a distance parameter a , the respective processor unit which has received the measurement distance message carries out the following steps:

1. If $d \geq a+1$, where d represents its own distance, then d is set to be equal to $a + 1$.
2. If step 1 has resulted in a change in its own distance d , then measurement distance messages 1901, 1902, 1903, 1904, 1905, 1906 are sent via all the links to the respective adjacent processor units (see **Figure 19**). The respective measurement distance message 1901, 1902, 1903, 1904, 1905, 1906 in each case contains, as a parameter, the distance value which the processor unit for the tile 1500 has determined in the previous step.

The method element is terminated when no more distance changes occur.

Figure 20 and **Figure 21** illustrate the tile arrangement 1800 based on a first exemplary embodiment and a tile arrangement 2100 based on a second

exemplary embodiment, with all of the processor units 2001 for the tiles in the lowermost row 2002 in the tile arrangement 1800 being coupled to the portal processor via its south-west side 2003 in the tile arrangement 1800 based on the first exemplary embodiment.

5 In the tile arrangement 2100 based on the second exemplary embodiment, the lowermost row 2101 of the tile arrangement 2100 contains not only tiles 2102 which are not coupled to the portal processor, but also tiles 2101 which are coupled to the portal processor via their communication interfaces 2104 that are arranged on the south-west side. On the basis of the second
10 exemplary embodiment, every third tile in the lowermost row 2101 is connected to the portal processor via its communication interface located on the south-west side.

 The number of clock cycles required to carry out this process corresponds to the maximum distance of a tile from the portal processor. Once
15 again, one or two more clock cycles may be required before the last message communication “dies”.

 In this context, it should be noted that each processor unit of a tile can also store, on the basis of the respectively received messages, the distance of its direct adjacent processor units from the portal processor locally in itself, for
20 subsequent use.

 The processor unit’s own distance value is then, as can be seen, changed using an iterative method in this method element if the previously stored distance value is greater than the received distance value, incremented by a predetermined value, in the respectively received message. In the situation where
25 a processor unit changes its own distance value, this produces a measurement distance message and sends this via all the communication interfaces to adjacent processor units, with the measurement distance message in each case containing its own distance as the distance information or the distance value which the received processor unit has from the portal processor, in one case, a value which
30 is increased by a predetermined value from its own distance value, in one case, a distance value which is increased by the value “1”.

The following text describes the method element for regular backward organization.

5 In order to make it possible to carry out the following method steps, it is necessary for the distance of a tile processor to a respective reference position to have been determined and thus to be known, and in one case, to be stored as respective distance information in the memory of the respective processor.

10 In the method element which will be described in the following text, the links between the respective processor units will be referred to in the following text as instances, which are denoted as channels.

The sets of the processor units with the portal processor as the root node and the channels as edges between the respective processor units form a tree. This tree is used for the subsequent routing process, as has been described above in conjunction with graph-theory principles.

15 The channels are determined in the regular manner such that each processor unit is linked by the shortest route to the portal node.

For initialization purposes, each tile processor of a tile 1500 is defined as being “unorganized”. The process of organization is started over all of the links by the portal processor by sending measurement organize messages 2201, 2202, 20 2203, 2204, 2205, 2206 which have no parameters at all.

On receiving a measurement organize message 2201, 2202, 2203, 2204, 2205, 2206, the respective processor unit receiving the message carries out the following steps:

1. If the processor unit is already organized, the processing is ended.
- 25 2. Additional measurement organize messages are sent via all the links with the exception of the receiving link, that is to say the link via which the measurement organize message 2201, 2202, 2203, 2204, 2205, 2206 has been received (see **Figure 22**).
3. On the basis of the already determined distance information, the
30 processor unit determines an adjacent processor unit whose tile is at a shorter distance than it is itself from the reference position, in one case, thus from the

portal processor. That adjacent processor unit is selected and defined as the “predecessor” whose tile, as the first in the sequence defined on the basis of **Figure 23** and **Figure 24**, has a shorter distance than the tile of the processor unit itself. The link between the processor unit and its “predecessor” is particularly pronounced and is referred to as a “channel”. The set of tile processors with the portal processor as a node and the channels as edges then forms a tree. In the case of a regular display without any errors or faults, this procedure leads to a “zigzag pattern” for definition of the channels.

4. A measurement channel message is sent to the “predecessor”, and the processor unit is set as being organized.

On receiving a measurement channel message, the processor which receives the measurement channel message defines the sender as a “successor”. In a corresponding manner, the link between the processor unit and the “successor” is then a channel.

The method element is terminated once all of the processor units have been organized in this way.

By way of example, **Figure 25** illustrates an organized processor unit for a tile 2500, with the links 2501, which are channels, being visually emphasized. When the display is being used, the information to be displayed or recorded is routed via the channels 2501.

Figure 26 and **Figure 27** illustrates examples of the tile arrangement 1800 and 2100 once automatic organization process has been carried out, as described above.

The number of clock cycles required to carry out the method element for backward self-organization corresponds to the maximum distance of a tile from the portal processor. In this situation as well, one or two more clock cycles are required before the last message communication “dies”.

The regular backward organization leads to well-balanced trees with sound rectangular tiles.

Since all the tiles within the tile arrangement 1800, 2100 are each connected by the shortest route to the portal, this algorithm determines an

element of the “optimum set” O_1 , as defined above. In the case of horizontal cracks 2600, 2700, as illustrated in Figure 26 and Figure 27, the procedure described above leads, however, to the components of the tile arrangement 1800, 2100 which are shadowed by the crack being supplied essentially by a single
5 supply line from the portal to the display. Additional alternative options for organization will therefore also be described in the following text.

The throughput of a tile processor is of major importance for setting up routing tables.

The throughput is the set of information to be displayed and which must
10 in each case be processed or passed on by this processor.

The mathematical definition of the throughput is stated above, in definition 6.

This number is identical to the set of information which is received via the input channel.

15 In order to carry out the following method step elements, a tree structure must have been organized in the tile arrangement 1800, 2100, for example by means of channels, as described above.

The method element is started by the portal processor by sending measurement count nodes messages, which have no parameters, via all of the
20 links to the respective input processor units.

On receiving an arriving measurement count nodes message 2801 via the input channel, the respective processor unit which receives the measurement count nodes message carries out the following steps:

1. Measurement count nodes messages 2802 are in turn sent via all
25 of the output channels of the processor unit which has received the measurement count nodes message, as illustrated in **Figure 28**.

2. All of the adjacent processor units which are connected to one another via output channels are marked with a throughput with the throughput
30 value “0”.

3. If no output channels exist, its own throughput is set to the throughput value “1”, and a measurement nodes size message 2901 is sent via the input channel to the respective predecessor processor unit. For one processor unit 1500, **Figure 29** illustrates two incoming measurement nodes size messages, a first incoming measurement nodes size message 2901, which contains the value d_1 and a second incoming measurement nodes size message 2902 with the parameter d_2 . On receiving a measurement nodes size message with the throughput parameter \hat{d} via an output channel, the processor unit which receives the measurement nodes size message carries out the following steps:

1. The adjacent processor unit from which the measurement nodes size message 2901, 2902 was received is marked with the throughput parameter of the measurement nodes size message.

2. If at least one output channel is marked with a throughput with the throughput value “0”, the processing is ended.

3. If all of the output channels are marked with a throughput value > 0 , then its own throughput d is calculated as the sum of all the output throughputs +1.

4. An additional measurement nodes size message 2903 is produced by the processor unit and is sent via the respective input channel with the throughput value d , which is obtained using the following rule, $d = d_1 + d_2 + 1$ on the basis of the exemplary embodiment described above.

The method element is terminated once the portal processor has received a measurement nodes size message via all of the links.

The number of clock cycles required to carry out the method element corresponds to twice the maximum distance of a tile from the portal processor. In this case as well, one or two more clock cycles may be required before the last message communication “dies”.

Figure 30 and **Figure 31** illustrate examples of the tile arrangement 1800 or 2100, respectively, on the basis of which the throughputs have been determined automatically in the manner described above.

The respective throughput value is stated in the respective tile processors. These examples show that the throughputs are very high of those input processor units which have to supply the region of the respective tile arrangement 1800 or 2100 which is shadowed by the respective horizontal crack 2600, 2700.

5 An alternative organization method is thus described in the following text, which can react even more flexibly to faults or errors, that is to say to defects and irregular shapes of the tile arrangement 1800, 2100.

 In order to achieve as uniform a throughput as possible, a heuristic solution approach is used to select a routing tree in the successive sending of so-called measurement token messages which “occupy spaces” in the tile
10 arrangement 1800, 2100.

 By analogy with gradual coloring of the tile arrangement 1800, 2100, each input point is sent another “color” with a token, by means of color streams. This results in the tile arrangement 1800, 2100 being subdivided into color
15 regions which are each supplied from the portal node via an input processor unit.

 In other words, this means that one “color” or one individual marker is in each case provided for each processor unit that is supplied via a respective input processor unit.

 The expression “color” is used in the following text for illustrative
20 purposes and corresponds to an area marked with the same marking as a “color” region.

 The following heuristic strategies are used for distribution:

- a token weight determines the maximum extent to which the distance to the portal node may be increased on the basis of the coloring.
- 25 • Once tiles, that is to say processor units, have been colored, they remain colored, in other words they remain marked.
- The processor unit which sends the token becomes the “predecessor”, and the link to it becomes the channel. From then on, the colored tile, that is to say the marked processor unit, now accepts a token only from the
30 respective predecessor.
- Tokens are, in one case, sent via channels.

Once the processor arrangement 1800, 2100 has been colored completely, reorganization within the colored areas is required since the method element does not result in the formation of optimum “meandering channels” 3501, as illustrated by way of example in **Figure 35**.

5 First of all, the method elements for processing of the messages that are used for allocation of token will be described in the following subsections.

The distance determination process within a color region is very largely identical to the general distance determination process, as described above, to a reference position.

10 The color distance in this case determines the length of the shortest path from a tile to the portal processor, in which case all of the tiles on the path must belong to the same color region.

For initialization, the color distance of each tile is defined as being infinite, and its color is undefined. On the basis of this exemplary embodiment, 15 the distance from each tile to the portal processor is defined as a value which is greater than a maximum value which may be assumed as a distance within the tile arrangement. The processor unit likewise marks its adjacent processor units, and thus its adjacent tiles as being undefined, colored with the color distance infinity.

20 On receiving a measurement color distance message with the color c and the color distance parameter a the respective processor unit which receives the measurement color distance message carries out the following steps:

1. The processor unit which sends the measurement color distance message is marked with the color c and the color distance a .
- 25 2. If the color c does not match its own color f , that is to say the color f of the processor unit which receives the measurement color distance message, then the processing is ended.
3. Its own color distance d is set as the minimum of the color distances of neighbors marked with the same color plus the value 1.
- 30 4. If step 3 has resulted in a change in its own color distance d , then measurement color distance messages 3201, 3202, 3203, 3204, 3205, 3206 are

sent via all the links with the parameters (f, d), that is to say, in other words, with its own color distance d and its own color f (see **Figure 32**).

According to one embodiment of the invention, measurement block token messages are used to block adjacent processor units to prevent them from receiving token messages, that is to say, once one such a measurement block token message has been received, no more tokens may be sent to these blocked adjacent processor units.

The color and color distance are signaled at the same time, as for the measurement color distance message.

For initialization, all the adjacent processor units to a processor unit are set to be unblocked.

On receiving an incoming measurement block token message 3301 with the color c and the color distance parameter a as the message parameters, the respective processor unit which receives the measurement block token message carries out the following steps:

1. The processor unit which sends the measurement block token message is set to be blocked, and is marked with the color c and the color distance a.
2. If the color c does not match its own color f, that is to say the color of the processor unit which receives the measurement block token message, the processing is continued with step 5, which is described further below.
3. Its own color distance d is set as the minimum of the color distances of adjacent processor units marked with the same color plus the value 1.
4. If step 3 has resulted in a change in its own color distance d, then the processor unit sends measurement color distance messages 3201, 3202, 3203, 3204, 3205, 3206 via all the links with parameters (f, d), as illustrated in Figure 32.
5. If there is one input channel and all the adjacent processor units are set to be blocked, then a measurement block token message 3302 with the

parameters (f, d) is produced and is sent via the input channel, as illustrated in **Figure 33.**

According to one embodiment of the invention, so-called measurement token messages are used for coloring, that is to say for marking processor units and thus for definition of color regions, that is to say areas to be marked within the processor arrangement 1800, 2100.

When processing measurement token messages, a distinction is drawn as to whether the processor unit is still uncolored or has already been colored by a token.

On receiving an incoming measurement token message 3401 with the weight g and the color f as message parameters, an uncolored processor unit which receives the measurement token message 3401 carries out the following steps:

1. The color distance p_d , which is potentially its own color distance, is set as the minimum of the color distances of adjacent processor units colored with the color f, + 1.

2. If the weight is $g \leq p_d - a$, where a is the distance (not the color distance!) of the processor unit from the portal processor, then the processor unit which sends the measurement token message 3401 is sent a measurement block token message and the processing is ended (the propagation of the tokens is thus restricted by a relaxed distance).

3. The processor unit which sends the measurement block token message 3401 is set to be blocked. Its own color is set as f, and its own color distance is set as p_d .

4. The processor unit which sends the measurement token message 3401 is sent a measurement channel message, and the processor unit is set as being organized. The input channel is thus defined.

5. Measurement block token messages 3402, 3403, 3404, 3405, 3406 are sent via all the links with the exception of the input channel for the processor unit 1500, as illustrated in Figure 34, in order to prevent tokens being allocated from there.

6. If all of the adjacent processor units have been set to be blocked, then a measurement block token message 3402, 3403, 3404, 3405, 3406 is sent via the input channel, as illustrated in Figure 33.

On receiving a measurement token message with the weight g and the color f via the input channel the procedure for a processor unit that has already been colored is, in contrast, different.

Let us consider a sequence $R = (SE, SW, E, W, NE, NW)$ for an even column number, which corresponds to a sequence R of (southeast, southwest, east, west, northeast, northwest) and, for an odd column number, a sequence $R = (SW, SE, W, E, NW, NE)$, which corresponds to a sequence (southwest, southeast, west, east, northwest, northeast), with the following method steps being carried out:

1. If the received measurement token message did not arrive via the input channel or the color f does not match its own color, the processing is ended.
2. If there is an unblocked output channel after the sequence R , then a measurement token message with the parameters (g, f) is sent via this output channel, that is to say the token is passed on, and the processing is ended.
3. If there is an unblocked link after the sequence R , then a measurement token message (g, f) is sent via this link, and the processing is ended.
4. A measurement block token message is sent via the input channel, since the token cannot be passed on.

Since, during the choice of the color regions, the channels cannot be optimally set on the basis of the method element described above, as illustrated in **Figure 35**, these channels are deleted by means of measurement delete channels messages, and are subsequently reset. In order to terminate the method element, the message is provided with a “stamp” parameter, whose value is not identical to the correspondingly stored parameter in the processor unit. In this context, it should be noted that the portal processor uses a different “stamp” parameter for each reorganization.

On receiving an incoming measurement delete channels message 3601 with the “stamp” parameter, the processor which receives the respective measurement delete channels message carries out the following steps:

1. If its own stamp parameter is identical to the received “stamp” parameter value, the processing is ended.
2. Its own stamp parameter is set to the value in the measurement delete channels message “stamp”.
3. All the channels are deleted.
4. Measurement delete channels messages 3602, 3603, 3604, 3605, 3606 with the “stamp” parameter are set via all the links with the exception of the link to the measurement delete to the processor unit which has sent the measurement delete channels message, as illustrated in **Figure 36**.

After deletion of the old channels, new channels are set within a color region by the use of measurement color organize messages.

- The processing of incoming measurement color organize messages 3701 and the sending of measurement color organize messages 3702, 3703, 3704, 3705, 3706 is very largely identical to the processing of measurement organize messages, as described above.

- One difference, however, is that the adjacent processor units under consideration must be colored identically to the processing processor unit, and in that the color distance rather than the distance is used as the criterion.

All of the described steps as far as distance determination should have been carried out as described above in the tile array in order to carry out the method element described above.

- As above in the first exemplary embodiment, the links are specifically referred to as “channels”.

- In a first step, the portal processor in each case sends one measurement color distance message 4001 (see **Figure 40**) with the parameters (f, 0) and with a different color parameter f via all of the links. All of the adjacent processor units thus mark the portal processor with a different color.

This ensures that an individual and unique marking is in each case produced, starting from each input processor unit.

In a second step, the portal processor sends successive measurement token messages via all the links with the parameters (g, f) and with the identical
5 weight $g \in N_0$ and a different color parameter f, in order to color all of the processor units in the tile arrangement 1800, 2100.

The method element is terminated when measurement block token messages have arrived via all the links of the tile processor, that is to say when the tile arrangement 1800, 2100 has been completely colored.

10 In this context, it should be noted that the entire tile arrangement 1800, 2100 can always be completely colored using this method.

Figure 38 illustrates the tile arrangement 2100 for the situation where it has been colored with the weight $g = 4$ and in which the throughput has been represented on the basis of the organization. As can be seen in comparison with
15 Figure 30, which was formed by means of regular backward organization, the tree is considerably better balanced.

However, the configuration of this method element results in meandering paths 3801 being formed within the colored areas, so that the processor units are not connected to the portal processor by the shortest possible distance.

20 Thus, in a third step, the portal processor sends a measurement delete channels message via all of the links, as explained above, in order to delete the channels that have been formed. Directly after this message, a measurement color organize message is sent via all the links and forms new channels within the colored areas, which then represent the shortest links.

25 The method element is terminated once all of the processor units have been organized in this way. The number of clock cycles required to carry out the processes corresponds to the maximum color distance of a tile processor from the portal processor. In this case as well, one or two more clock cycles may be required before the last message communication “dies”.

30 The routing tree that is produced depends on the weight g which is included as a parameter in the respective measurement token message.

Figure 39 illustrates the processor arrangement 1800 once reorganization has been carried out with a weight $g = 4$ and the corresponding meandering paths 3901.

The weight g indicates by how much the color distance of a processor unit may be greater than the distance itself. The greater the weight g , the better balanced the resultant tree will normally be, but the longer the paths in this tree normally are, as well. In order to explain this, reference is made to **Figure 41**, which illustrates the tile arrangement 1800 after the formation of the meandering paths with the weight $g = 0$, and to **Figure 42** which illustrates the tile arrangement 1800 after the formation of the meandering paths with the weight $g = \infty$.

The best choice of the weight normally depends on the transport characteristics of the respective links, that is to say of how many messages can be sent via a link per clock cycle. The smaller this number, the greater the best weight will normally have to be.

Two methods of selection of a routing tree have been described above.

Once a routing tree has been selected, that is to say once the appropriate channels have been selected, then an optimum routing for this tree can be determined in a very simple manner. The principles for this have been explained in the course of the description of the graph-theory principles.

In a first step, all of the tile processors, that is to say the processor units within the tile arrangement 1800, 2100, are numbered successively.

The numbers are then used as destination addresses during the routing process. In a second step, the local information that has been gathered is transmitted from the respective processor units to the portal processor. The overall routing table is then created in the portal processor.

According to this exemplary embodiment, measurement numbering messages are used for successively numbering all of the processor units in the tile arrangement 1800, 2100. This is dependent on the throughput of the respective processor units having already been determined, for example using the method element described above.

The method element for numbering is started by the portal processor by sending measurement numbering messages 4301 via the output channels of the portal processor, and with these being transmitted to the input processor units.

Once throughputs d_1, d_2, d_3, \dots have been determined for the
5 corresponding adjacent processor units, then the respective measurement numbering message 4301 is also transmitted, with the parameters $1, 1 + d_1, 1 + d_1 + d_2, \dots$ as message parameters.

After reception of a measurement numbering message 4301 with the parameter n via the respective input channel of the processor unit (see
10 **Figure 43**), the processor unit which has received the measurement numbering message 4301 carries out the following steps:

1. The processor unit's own number is set to the value n , which corresponds to the value of the received measurement numbering message 4301.
2. One additional measurement numbering message 4302, which is
15 produced by the processor unit, is produced in each case via all of the output channels of the processor unit and is sent with the parameters $n + 1, n + d_1 + 1, n + d_1 + d_2 + 1, \dots$, with d_1, d_2, \dots being the throughputs of the corresponding adjacent processor units.

20 The method element is terminated once the last processor has been numbered successively by the last processor unit. The number of clock cycles required to carry out the method element corresponds to the maximum distance of a processor unit via channels from the portal processor. In the case of this method element as well, one or two more clock cycles are also still required
25 before the last message communication "dies".

Figure 44 and **Figure 45** illustrates the tile arrangements 1800 (Figure 44) and 2100 (Figure 45) once the individual processor units within the respective tile arrangement have been numbered.

The number of a processor unit can easily be used as an address for
30 routing of data or else images since a unique number interval is allocated to each

output channel of a processor unit. Each processor unit can thus set up a simple routing table.

By way of example, the table for the processor unit that has the number 123 is illustrated in the example in Figure 45, as in the routing table 4600 in

5 **Figure 46.**

The locally produced information is signaled to the portal processor by means of measurement collect information messages, which contain the following message parameters:

- the position of the respective processor unit within the respective
10 tile arrangement, that is to say the row and the column in which the processor unit is located,
- the tile number,
- the distance value, which indicates the distance of the processor unit from the portal processor,
- 15 • the color distance, and
- the throughput of the processor unit.

The measurement collect information messages are in each case sent by the processor units as soon as the respective processor unit has been successively numbered.

20 This information allows the tile processor to read the information to be displayed, with the aid of the tile numbers.

By sending an overall image, that is to say by supplying the data to all of the processor units, the messages which are in this case sent first of all are those which have the longest path, as explained above in conjunction with the
25 description of the graph-theory principles.

This routing table then also directly shows the routing duration, by means of which the routing trees are assessed. .

Information to be displayed during further operation of the display can be sent in a very simple manner with the aid of the tile numbers and the routing
30 tables, as described above. For this purpose, the portal processor sends messages

of the measurement RGB type, which are provided with the following parameters:

- the number of the tile which is being addressed, and
 - the color information for this tile, for example red/green/blue
- 5 values or alternatively, only a drive signal for switching on a light-emitting diode which is integrated in the tile.

Figure 47 illustrates an example of an information display on a tile arrangement. The illustration is, of course, independent of the selected routing tree.

10 The selection and the assessment of routing matrices have been described above, that is to say essentially routing paths. The assessment criterion in this case has been the routing duration. Since arbitrary combinational optimization based on the complexity normally cannot be carried out in a short time, an alternative has been proposed above.

15 The freely selectable parameter is the weight g . This process can also be carried out more than once by the portal processor using a different weight g for (partial) optimization of the routing duration.

The weight $g = 0, 1, 2, 3, \dots$ will normally be considered and investigated.

20 These have been found to be advantageous for numerical analyses. That routing which has the shortest routing duration can then be used as the final routing.

In order to allow the process to be carried out more than once, the portal processor uses the measurement retry message, which deletes all channels, color regions and color distances, as illustrated in **Figure 48**. In order to terminate the process, the measurement retry message is provided with the “stamp” parameter, whose value is not identical to the corresponding stored parameter in the processor unit. In other words, the portal processor uses a different “stamp” parameter for each renewed resetting process.

25

On receiving an incoming measurement retry message 4801 with the “stamp” parameter, the respective processor unit which has received the measurement retry message 4801 carries out the following steps:

1. If its own stamp parameter is identical to the “stamp” parameter
5 contained in the measurement retry message, the processing is ended.
2. Its own stamp parameter is set to the value of the “stamp”
parameter value contained in the measurement retry message.
3. All numberings, channels, color regions, color distances and
token blockings are deleted.
- 10 4. Additional measurement retry messages 4802 are transmitted via
all the links with the exception of the link to the processor unit which is sending
the measurement retry message, as is illustrated in Figure 48.

During operation of the tile arrangement, wear can result in faults occurring which had not yet occurred at the time at which the self-organization
15 process described above took place. Further messages may be used for self-
identification of these faults.

On the basis of the model assumptions described above, the only fault which may occur from the point of view of a local processor is that an adjacent processor which has been linked to it until then can no longer be accessed. In
20 contrast, it can also assess whether only the link to this adjacent processor or
whether the adjacent processor itself has failed. In a situation such as this
however, a fault message or error message, referred to in the following text as a
measurement error message, can be sent to the portal processor which identifies
it itself, in one case, using its own tile number as a message parameter and
25 additionally contains the number of the newly failed link.

One possible reaction of the portal processor to a message such as this is a global reset of the tile arrangement, by means of a measurement reset message.

In reaction to this message, each tile processor passes on this message to all the adjacent processors and deletes all the data which has been determined
30 during the organization process. In order to terminate this process, each tile
processor should maintain a certain delay time before whose end it does not react

to further messages. The dead time prevents the propagation of the measurement reset message being repeated indefinitely.

In summary, **Figure 49** illustrates an overview of the messages that are used, and their respective parameters.

5 In this context, it should be noted that the message catalogue can, of course, be functionally extended by adding any other desired additional messages.

10 The technical configuration of a tile 101 according to the invention can be designed in numerous individual variants for the sensor elements and display elements.

One elementary component of a tile, however, is the respective processor unit, which is coupled by means of electrical power supply lines and data lines to the processor units of directly adjacent tiles. When laying a tile floor or a tile wall, this results in a regular network, as has been explained above.

15 As explained above, the portal processor is, furthermore, provided at the edge of the network, that is to say at the edge of the tile arrangement 100. The portal processor is the central control component for building technology and exhibition technology. Information can be sent via the portal processor to the system, that is to say to the tile arrangement 100, as is illustrated in Figure 4.
20 However, sensor information can also be passed from the system to the portal processor 401.

The tile arrangement 100 is installed in accordance with the following individual steps:

- first of all, the tiles or wall tiles are laid as normal, with the
25 difference from the normal procedure that the tile connecting pieces are incorporated first of all, with the tiles subsequently being coupled to one another via the tile connecting pieces;
- furthermore, the portal processor is connected to one or more
30 tiles, which are in one case, located at the edge of the laid area, that is to say at the edge of the tile arrangement 100;

- finally, the automatic self-organization of the network of the tile arrangement 100 is carried out in the manner described above, without any manual actions by the user.

5 This allows installations to be implemented without any specialist technical knowledge and without planning of line runs or programming of two-dimensional positions.

In consequence, the costs are considerably less than those of a specific solution, and the arrangement according to the invention is thus suitable for use in the mass market.

10 Furthermore, this results in a highly fault-tolerant system which can be used very well even in the event of malicious damage (in the case of alarm systems) or in the event of a catastrophe (for example for operation relating to the capability to use the system as a guidance system or as a detector of unconsciousness, even in the case of progressive destruction, for example by
15 fire).

Figure 53 illustrates a schematic illustration of a textile fabric structure 5300 according to one exemplary embodiment of the invention. **Figure 54** illustrates an enlarged detail A of the processor arrangement illustrated in Figure 53.

20 The textile fabric structure 5300 has, as the basic structure, a large-mesh fabric which is formed from non-conductive threads 5301. In addition, the textile fabric structure 5300 has electrically conductive threads 5302, 5307. The electrically conductive threads 5302 are used for grounding for the processor elements 5303, which are to be integrated in the textile fabric structure 5300 and
25 which will be explained in more detail in the following text.

The electrically conductive threads 5307 are used for supplying electrical power to the processor elements 5303 which are to be integrated in the textile fabric structure 5300. Furthermore, the textile fabric structure 5300 has conductive threads 5304, which are used for data transmission from and to the
30 processor elements 5303 to be integrated.

The electrically conductive threads 5302, 5307 and the conductive data transmission threads 5304 are, in one case, arranged in a square pattern in the fabric, thus resulting in the formation of a square pattern of cross point areas 5305 (see Figure 54) in the textile fabric structure 5300. In the areas in which the processor elements 5303 are inserted, the threads (both the electrically conductive threads 5302, 5307, the conductive data transmission threads 5304 and the non-conductive threads 5301) are removed, in one case, by being cut out, thus resulting in the formation of a gap in the textile fabric structure 5300, into which the processor elements 5303 are inserted.

Once the processor elements 5303 have been inserted into the textile fabric structure 5300, they are coupled to the respective threads at their outer connections, in particular at their communications interfaces, in particular to the electrically conductive threads 5302 and 5307 for the electrical power supply and, respectively for grounding of the respective processor element, and to the conductive data transmission threads 5304 for transmission of data between processor elements 5303 which are arranged mutually adjacent to one another.

Each processor element 5303 is thus supplied with electrical power by means of the electrically conductive threads 5302 and 5307, and electronic messages are interchanged between the processor elements 5303 by means of the data transmission threads 5304 in accordance with the respective communication protocol which is used depending on the configuration of the respective communication interface of the processor element.

As is indicated at the crossing point areas 5305 in Figure 54, the conductive threads 5302, 5304, 5307 which each correspond to one another are coupled to one another, so this exemplary embodiment of the invention results in the formation of a ring structure 5306 of the data lines. This makes it possible for each processor element 5303 to transmit data to all four adjacent processor elements 5303 which are arranged adjacent to the respective processor element 5303 by means of in each case two communication interfaces for transmission of data.

The coupling between the processor element 5303 and the electrically conductive threads 5302 and 5307 and conductive data transmission threads 5304 can be provided by contact being made by means of a flexible printed circuit or by means of so-called wire bonding. The processor elements 5303 are
5 encapsulated in the textile fabric structure 5300, such that the coupling area between the processor element 5303 and the electrically conductive threads 5302 and 5307 and the conductive data transmission threads 5304 is insulated, thus also ensuring mechanically robust and waterproof protection.

An “intelligent” textile fabric structure 5300 such as this can be used as
10 the basis or as an intermediate layer of wall paneling or floor paneling, or some other type of technical textiles. It can also be used, by way of example, as a layer in a textile concrete structure. The processor elements 5303 in the textile fabric structure 5300 can be coupled to a large number of different types of sensors and/or actuators, or may contain such sensors and/or actuators. Light-emitting
15 diodes, display elements or displays for displaying information which is transmitted to the processor elements 5303 can thus be contained in the processor element 5303, or can be connected to it.

The electrically conductive threads 5302 and 5307 as well as the conductive data transmission threads 5304 are woven into the textile fabric
20 structure 5300. The conductive threads 5302, 5307 and the conductive data transmission threads 5304 make contact with supply lines and data lines (not illustrated) on the four sides of the textile fabric structure 5300. According to one refinement of the invention, a carpet base is fixed on the textile fabric structure 5300.

25 The textile fabric structure 5300 according to one embodiment of the invention, with integrated microelectronics, sensors and/or actuators, for example small indicating lamps, is functional in its own right and can be fixed under different types of surface paneling. Examples of surface paneling such as this are non-conductive textiles, floor coverings composed of carpet bases,
30 parquet flooring elements, plastic, drapes, wallpaper, insulating mats, tent roofs, plaster layers, paintwork and textile concrete. They are in one case fixed by

means of adhesion, lamination or vulcanization. In order to avoid “electrosmog” in the vicinity of people, a textile through which electrically conductive wires pass uniformly can also be applied over the textile fabric structure 5300 according to one embodiment of the invention, in order to screen it. In this case, 5 care should be taken, however, to ensure that, if appropriate, certain areas, for example areas above capacitance sensors are not covered by the shielding.

The textile fabric structure 5300 with integrated microelectronics is in one case coupled at a point at the edge of the textile fabric structure 5300 to a central control unit, for example a simple personal computer, referred to in the 10 following text as an interface processor 5308, by means of an electrical connecting line 5309.

An evaluation system 5310, in the form of a personal computer, and/or a control system 5310 is coupled to the interface processor 5308, by means of which electronic messages are read in from the interface processor 5308 or are 15 passed to the processor arrangement 5300, that is to say in other words they are sent to the processor elements 5303 in the processor arrangement 5300, in particular in order to control an actuator which is coupled to the respective processor for the processor element 5303.

According to these exemplary embodiments of the invention, as they will 20 be explained in more detail in the following text, the self-organization process, as is described above and in T.F. Sturm, S. Jung, G. Stromberg, A. Stöhr, A Novel Fault Tolerant Architecture for Self-Organizing Display and Sensor Arrays, International Symposium Digest of Technical Papers, Volume XXXIII, Nr. II, Society for Information Display, Boston, Massachusetts, May 22 to 23, 25 2002, pages 1316 to 1319, 2002, is carried out at the start of use of the textile fabric structure 5300.

When the textile fabric structure 5300, which thus has a network of processor elements 5303, is used for the first time, then the learning phase which has been described above and in T.F. Sturm, S. Jung, G. Stromberg, A. Stöhr, A 30 Novel Fault Tolerant Architecture for Self-Organizing Display and Sensor Arrays, International Symposium Digest of Technical Papers, Volume XXXIII,

Nr. II, Society for Information Display, Boston, Massachusetts, May 22 to 23, 2002, pages 1316 to 1319, 2002 starts, after the completion of which each processor element 5303 knows its exact physical position within the textile fabric structure 5300 with respect to a reference position, in one case, with
5 respect to the position of the interface processor 5308. Furthermore, automatic paths for data streams are configured through the pattern, so that sensor information or display information can be passed around areas that have been determined to be defective within the textile fabric structure 5300.

The self-organization process of the network identifies and circumvents
10 defective areas. In consequence, the network composed of processor elements 5303 remains functional even when the textile fabric structure 5300 is cut to a shape which is predetermined by the respective application.

Furthermore, the self-organization process according to one embodiment of the invention means that no manual installation effort is required for the
15 network of processor elements 5303 within the textile fabric structure 5300.

As can be seen, the processor elements 5303 according to this exemplary embodiment of the invention are thus coupled to one another with the aid of local ring structures. Each processor element 5303 is connected to two, and only two, rings 5306, formed by ring lines, which means that just two communication
20 interfaces per processor element 5303 are sufficient for communication with four neighboring processor elements that are arranged adjacent.

At the edges of the textile fabric structure 5300, the ring structure is degenerated to form a point-to-point link, that is to say as can be seen to form a ring composed of two subscribers, although this has no influence on the design
25 of the processor elements 5303. As is illustrated in **Figure 54**, the already existing conductive threads 5302, 5304, 5307 in the matrix arrangement of the textile fabric structure 5300 can be used as illustrated in Figure 53 to form local ring topologies.

Figure 56 illustrates an example of a processor element 5303 as is used
30 in all the exemplary embodiments of the invention.

The processor element 5303 has a sensor 5601 as well as a processor 5602, for example an XC161 or XC164 microcontroller from the company Infineon Technologies AG.

5 The processor 5602 has a first communication interface 5603 and a second communication interface 5604. The sensor 5601 is coupled to a data input connection 5605 by means of a connecting line 5606. The first communication interface 5603 is coupled via a second connecting line 5607 to a first input/output interface connection 5608, and the second communication interface 5604 is connected by means of a third connecting line 5608 to a second
10 input/output interface connection 5610.

The sensor 5601 is in one case in the form of a pressure sensor, so that the textile fabric structure 5300 can be used to locally resolve someone stepping onto the carpet in which the textile fabric structure 5300 is incorporated. A carpet such as this can in one case be used in a warehouse, in which the
15 attractiveness of individual goods locations is intended to be determined on the basis of time for which the purchasers remain there, or particularly long waiting lines in a checkout area are intended to be detected automatically in order to open further checkouts if required. Another field of application for a textile fabric structure such as this is alarm systems.

20 The two input-output interface connections 5608 and 5610 are arranged on mutually opposite sides of the processor element 5303.

Further elements of the processor element 5303, such as memory elements, clock production devices, voltage supply, etc, are not illustrated in Figure 56, for reasons relating to clarity, but are provided in the processor
25 element 5303.

The processor 5602 is in one case designed in such a way that sensor data detected by the sensor 5601 and transmitted to the processor 5602 is preprocessed, and is then transmitted to the interface processor 5308 via the conductive threads.

30 In general, any desired number of interface processors 5308 are provided in the processor arrangement, in one case in the textile fabric structure 5300.

In this context, it should be noted that the processor element 5303 can alternatively, or in addition to the sensor 5601, contain an actuator, for example an imaging element, in one case a light-emitting diode.

5 The connecting structure in Figure 53 is illustrated in a simplified form in comparison to the illustration in Figure 54, since only the data lines 5302 are illustrated there.

In this context, it should be noted that some of the connecting lines, that is to say some of the threads are optional for the functionality of the textile fabric structure 5300, thus resulting in a range of specific implementations by the omission of redundant connecting lines in the textile fabric structure 5300.

Figure 55 illustrates a processor arrangement, likewise in the form of a textile fabric structure 5500, according to an exemplary embodiment of the invention.

15 In contrast to the textile fabric structure 5300 according to the above exemplary embodiment of the invention, the processor elements 5303 in the textile fabric structure 5500 according to this exemplary embodiment of the invention are coupled to one another by means of a two-value bus coupling topology using a standard bus communication protocol, for example using an SPI bus or an I²C bus or a CAN bus.

20 In this situation, the communication interfaces 5603, 5604 are designed for communication in accordance with the respective bus communication protocol. This means that the communication interfaces 5603, 5604 may be designed, for example, as an SPI interface (or as an SSP interface), as an I²C interface or as a CAN interface.

25 In general, it should be noted that the topology of the local links between the processor elements is governed by the nature of the connection of the processor elements 5303 to the data lines, which are in the form of a grid, in the textile fabric structure, in general the processor arrangement.

30 In other words, this means that the textile fabric structure 5500 according to this exemplary embodiment of the invention is designed in such a way that the processor elements are coupled using local buses and by using standardized

communication interfaces, which are already in widespread use, particularly in the microcontroller field.

The connecting lines of the buses according to this exemplary embodiment are provided with the reference symbol 5501 in Figure 55.

5 Four or two processor elements 5303 (processor elements 5303 which are arranged at the edge of the processor arrangement 5500) are connected to each bus connecting line 5501, each of which has two communication interfaces 5603, 5604, as described above.

10 **Figure 57** illustrates a processor arrangement 5700 according to another exemplary embodiment of the invention.

A bus 5701 for coupling of the processor element 5303 is also provided according to this exemplary embodiment of the invention.

15 As can be seen from Figure 57, when using the optional connecting lines, just two types of local connection topologies are sufficient for connection of the processor elements 5303 which are arranged physically directly adjacent to one another, specifically connections

20 a) viewed from the respective processor element 5303, between the left and upper electrical line 5701 with the first input/output interface connection 5608 of the processor element 5303 and between the right and lower line 5702 with the second input/output interface connection 5610 of the processor element 5303 (which is also referred to in the following text as the first type 5705), and

25 b) seen from the respective processor element 5303, between the right and upper line 5703 with the first input/output interface connection 5708 of the processor element 5303, and between the left and lower line 5704 with the second input/output interface connection 5710 of the processor element 5303 (also referred to in the following text as the second type 5706).

30 The connection topologies of the first type 5705 and of the second type 5706 are arranged both vertically and horizontally alternately with respect to one another, that is to say like a checkerboard pattern. The small range of types of connections and the identical nature and simple design of the processor elements

5303 lead to a particularly low-cost implementation of the processor arrangement 5700 according to this exemplary embodiment of the invention.

Figure 58 illustrates a processor arrangement 5800 according to another exemplary embodiment of the invention.

5 According to the exemplary embodiment of the invention, the processor elements 5303 are arranged in a hexagonal shape, but have the same elements as those described above.

10 In the same way, a ring topology, that is to say a connection between mutually adjacent processor elements 5303 by means of a ring structure 5801, as is illustrated in Figure 58, is provided for coupling of the hexagonal processor elements 5303 in the processor arrangement 5800.

15 Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.

20